|
@@ -15,36 +15,36 @@
|
|
|
#include <rtthread.h>
|
|
|
|
|
|
#if defined(RT_USING_USER_MAIN) && defined(RT_USING_HEAP)
|
|
|
-#define TM4C123_SRAM1_START (0x20000000)
|
|
|
-#define TM4C123_SRAM1_END (TM4C123_SRAM1_START + 32 * 1024) // end address = 0x20000000(base adddress) + 32K(RAM size)
|
|
|
-
|
|
|
-#if defined(__CC_ARM) || defined(__CLANG_ARM)
|
|
|
-extern int Image$$RW_IRAM$$ZI$$Limit; // RW_IRAM
|
|
|
-#define HEAP_BEGIN ((void *)&Image$$RW_IRAM$$ZI$$Limit)
|
|
|
-#elif __ICCARM__
|
|
|
-#pragma section="HEAP"
|
|
|
-#define HEAP_BEGIN (__segment_end("HEAP"))
|
|
|
-#else
|
|
|
-extern int _ebss;
|
|
|
-#define HEAP_BEGIN ((void *)&_ebss)
|
|
|
-#endif
|
|
|
-#define HEAP_END TM4C123_SRAM1_END
|
|
|
+ #define TM4C123_SRAM1_START (0x20000000)
|
|
|
+ #define TM4C123_SRAM1_END (TM4C123_SRAM1_START + 32 * 1024) // end address = 0x20000000(base adddress) + 32K(RAM size)
|
|
|
+
|
|
|
+ #if defined(__CC_ARM) || defined(__CLANG_ARM)
|
|
|
+ extern int Image$$RW_IRAM$$ZI$$Limit; // RW_IRAM
|
|
|
+ #define HEAP_BEGIN ((void *)&Image$$RW_IRAM$$ZI$$Limit)
|
|
|
+ #elif __ICCARM__
|
|
|
+ #pragma section="HEAP"
|
|
|
+ #define HEAP_BEGIN (__segment_end("HEAP"))
|
|
|
+ #else
|
|
|
+ extern int _ebss;
|
|
|
+ #define HEAP_BEGIN ((void *)&_ebss)
|
|
|
+ #endif
|
|
|
+ #define HEAP_END TM4C123_SRAM1_END
|
|
|
#endif
|
|
|
|
|
|
#ifdef RT_USING_PIN
|
|
|
-#include "drv_gpio.h"
|
|
|
+ #include "drv_gpio.h"
|
|
|
#endif /* RT_USING_PIN */
|
|
|
|
|
|
#ifdef RT_USING_SERIAL
|
|
|
-#include "drv_uart.h"
|
|
|
+ #include "drv_uart.h"
|
|
|
#endif /* RT_USING_SERIAL */
|
|
|
|
|
|
#ifdef RT_USING_PWM
|
|
|
-#include "drv_pwm.h"
|
|
|
+ #include "drv_pwm.h"
|
|
|
#endif /* RT_USING_PWM*/
|
|
|
|
|
|
#ifdef RT_USING_SPI
|
|
|
-#include "drv_spi.h"
|
|
|
+ #include "drv_spi.h"
|
|
|
#endif /* RT_USING_SPI*/
|
|
|
|
|
|
#endif /*__BOARD_H__*/
|