|
@@ -24,23 +24,23 @@ extern unsigned char __bss_end;
|
|
|
/*
|
|
|
* General PM Configuration Register
|
|
|
*/
|
|
|
-#define PMCON_BASE (APB_BASE | (0x7 << 12))
|
|
|
+#define PMCON_BASE (APB_BASE | (0x7 << 12))
|
|
|
|
|
|
/*
|
|
|
* Power Management1 Configuration Registers
|
|
|
*/
|
|
|
-#define PM1_BASE (PMCON_BASE + 0x0C)
|
|
|
-#define PM1_STS HWREG32(PM1_BASE)
|
|
|
-#define PM1_EN HWREG32(PM1_BASE + 0x04)
|
|
|
-#define PM1_CNT HWREG32(PM1_BASE + 0x08)
|
|
|
+#define PM1_BASE (PMCON_BASE + 0x0C)
|
|
|
+#define PM1_STS HWREG32(PM1_BASE)
|
|
|
+#define PM1_EN HWREG32(PM1_BASE + 0x04)
|
|
|
+#define PM1_CNT HWREG32(PM1_BASE + 0x08)
|
|
|
|
|
|
/*
|
|
|
* Watch Dog Configuration Registers
|
|
|
*/
|
|
|
-#define WDT_BASE (PMCON_BASE + 0x30)
|
|
|
-#define WDT_EN HWREG32(WDT_BASE)
|
|
|
-#define WDT_SET HWREG32(WDT_BASE + 0x04)
|
|
|
-#define WDT_TIMER HWREG32(WDT_BASE + 0x08)
|
|
|
+#define WDT_BASE (PMCON_BASE + 0x30)
|
|
|
+#define WDT_EN HWREG32(WDT_BASE)
|
|
|
+#define WDT_SET HWREG32(WDT_BASE + 0x04)
|
|
|
+#define WDT_TIMER HWREG32(WDT_BASE + 0x08)
|
|
|
|
|
|
|
|
|
void rt_hw_board_init(void);
|