|
@@ -0,0 +1,176 @@
|
|
|
+/*
|
|
|
+ * Copyright (c) 2006-2018, RT-Thread Development Team
|
|
|
+ *
|
|
|
+ * SPDX-License-Identifier: Apache-2.0
|
|
|
+ *
|
|
|
+ * Change Logs:
|
|
|
+ * Date Author Notes
|
|
|
+ * 2019-08-23 balanceTWK first version
|
|
|
+ */
|
|
|
+
|
|
|
+#include "board.h"
|
|
|
+#include "drv_config.h"
|
|
|
+#ifdef RT_USING_PULSE_ENCODER
|
|
|
+
|
|
|
+//#define DRV_DEBUG
|
|
|
+#define LOG_TAG "drv.pulse_encoder"
|
|
|
+#include <drv_log.h>
|
|
|
+
|
|
|
+#if !defined(BSP_USING_PULSE_ENCODER1) && !defined(BSP_USING_PULSE_ENCODER2) && !defined(BSP_USING_PULSE_ENCODER3) \
|
|
|
+ && !defined(BSP_USING_PULSE_ENCODER4) && !defined(BSP_USING_PULSE_ENCODER5) && !defined(BSP_USING_PULSE_ENCODER6)
|
|
|
+ #error "Please define at least one BSP_USING_PULSE_ENCODERx"
|
|
|
+ /* this driver can be disabled at menuconfig → RT-Thread Components → Device Drivers */
|
|
|
+#endif
|
|
|
+
|
|
|
+enum
|
|
|
+{
|
|
|
+#ifdef BSP_USING_PULSE_ENCODER1
|
|
|
+ PULSE_ENCODER1_INDEX,
|
|
|
+#endif
|
|
|
+#ifdef BSP_USING_PULSE_ENCODER2
|
|
|
+ PULSE_ENCODER2_INDEX,
|
|
|
+#endif
|
|
|
+#ifdef BSP_USING_PULSE_ENCODER3
|
|
|
+ PULSE_ENCODER3_INDEX,
|
|
|
+#endif
|
|
|
+#ifdef BSP_USING_PULSE_ENCODER4
|
|
|
+ PULSE_ENCODER4_INDEX,
|
|
|
+#endif
|
|
|
+#ifdef BSP_USING_PULSE_ENCODER5
|
|
|
+ PULSE_ENCODER5_INDEX,
|
|
|
+#endif
|
|
|
+#ifdef BSP_USING_PULSE_ENCODER6
|
|
|
+ PULSE_ENCODER6_INDEX,
|
|
|
+#endif
|
|
|
+};
|
|
|
+
|
|
|
+struct stm32_pulse_encoder_device
|
|
|
+{
|
|
|
+ struct rt_pulse_encoder_device pulse_encoder;
|
|
|
+ TIM_HandleTypeDef tim_handler;
|
|
|
+ char *name;
|
|
|
+};
|
|
|
+
|
|
|
+static struct stm32_pulse_encoder_device stm32_pulse_encoder_obj[] =
|
|
|
+{
|
|
|
+#ifdef BSP_USING_PULSE_ENCODER1
|
|
|
+ PULSE_ENCODER1_CONFIG,
|
|
|
+#endif
|
|
|
+#ifdef BSP_USING_PULSE_ENCODER2
|
|
|
+ PULSE_ENCODER2_CONFIG,
|
|
|
+#endif
|
|
|
+#ifdef BSP_USING_PULSE_ENCODER3
|
|
|
+ PULSE_ENCODER3_CONFIG,
|
|
|
+#endif
|
|
|
+#ifdef BSP_USING_PULSE_ENCODER4
|
|
|
+ PULSE_ENCODER4_CONFIG,
|
|
|
+#endif
|
|
|
+#ifdef BSP_USING_PULSE_ENCODER5
|
|
|
+ PULSE_ENCODER5_CONFIG,
|
|
|
+#endif
|
|
|
+#ifdef BSP_USING_PULSE_ENCODER6
|
|
|
+ PULSE_ENCODER6_CONFIG,
|
|
|
+#endif
|
|
|
+};
|
|
|
+
|
|
|
+rt_err_t pulse_encoder_init(struct rt_pulse_encoder_device *pulse_encoder)
|
|
|
+{
|
|
|
+ TIM_Encoder_InitTypeDef sConfig;
|
|
|
+ TIM_MasterConfigTypeDef sMasterConfig;
|
|
|
+ TIM_HandleTypeDef *tim_handler = (TIM_HandleTypeDef *)pulse_encoder->parent.user_data;
|
|
|
+
|
|
|
+ tim_handler->Init.Prescaler = 0;
|
|
|
+ tim_handler->Init.CounterMode = TIM_COUNTERMODE_UP;
|
|
|
+ tim_handler->Init.Period = 0xffff;
|
|
|
+ tim_handler->Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
|
|
|
+
|
|
|
+ sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
|
|
|
+ sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
|
|
|
+ sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
|
|
|
+ sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
|
|
|
+ sConfig.IC1Filter = 3;
|
|
|
+ sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
|
|
|
+ sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
|
|
|
+ sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
|
|
|
+ sConfig.IC2Filter = 3;
|
|
|
+
|
|
|
+ if (HAL_TIM_Encoder_Init(tim_handler, &sConfig) != HAL_OK)
|
|
|
+ {
|
|
|
+ LOG_E("pulse_encoder init failed");
|
|
|
+ return -RT_ERROR;
|
|
|
+ }
|
|
|
+
|
|
|
+ sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
|
|
|
+ sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
|
|
|
+
|
|
|
+ if (HAL_TIMEx_MasterConfigSynchronization(tim_handler, &sMasterConfig))
|
|
|
+ {
|
|
|
+ LOG_E("TIMx master config failed");
|
|
|
+ return -RT_ERROR;
|
|
|
+ }
|
|
|
+
|
|
|
+ return RT_EOK;
|
|
|
+}
|
|
|
+
|
|
|
+rt_int32_t pulse_encoder_get_count(struct rt_pulse_encoder_device *pulse_encoder)
|
|
|
+{
|
|
|
+ TIM_HandleTypeDef *tim_handler = (TIM_HandleTypeDef *)pulse_encoder->parent.user_data;
|
|
|
+ return (rt_int16_t)__HAL_TIM_GET_COUNTER(tim_handler);
|
|
|
+}
|
|
|
+
|
|
|
+rt_err_t pulse_encoder_control(struct rt_pulse_encoder_device *pulse_encoder, rt_uint32_t cmd, void *args)
|
|
|
+{
|
|
|
+ rt_err_t result;
|
|
|
+ TIM_HandleTypeDef *tim_handler = (TIM_HandleTypeDef *)pulse_encoder->parent.user_data;
|
|
|
+
|
|
|
+ result = RT_EOK;
|
|
|
+
|
|
|
+ switch (cmd)
|
|
|
+ {
|
|
|
+ case PULSE_ENCODER_CMD_ENABLE:
|
|
|
+ HAL_TIM_Encoder_Start(tim_handler, TIM_CHANNEL_ALL);
|
|
|
+ break;
|
|
|
+ case PULSE_ENCODER_CMD_DISABLE:
|
|
|
+ HAL_TIM_Encoder_Stop(tim_handler, TIM_CHANNEL_ALL);
|
|
|
+ break;
|
|
|
+ case PULSE_ENCODER_CMD_CLEAR_COUNT:
|
|
|
+ __HAL_TIM_SET_COUNTER(tim_handler, 0);
|
|
|
+ break;
|
|
|
+ default:
|
|
|
+ result = -RT_ENOSYS;
|
|
|
+ break;
|
|
|
+ }
|
|
|
+
|
|
|
+ return result;
|
|
|
+}
|
|
|
+
|
|
|
+static const struct rt_pulse_encoder_ops _ops =
|
|
|
+{
|
|
|
+ .init = pulse_encoder_init,
|
|
|
+ .get_count = pulse_encoder_get_count,
|
|
|
+ .control = pulse_encoder_control,
|
|
|
+};
|
|
|
+
|
|
|
+int hw_pulse_encoder_init(void)
|
|
|
+{
|
|
|
+ int i;
|
|
|
+ int result;
|
|
|
+
|
|
|
+ result = RT_EOK;
|
|
|
+ for (i = 0; i < sizeof(stm32_pulse_encoder_obj) / sizeof(stm32_pulse_encoder_obj[0]); i++)
|
|
|
+ {
|
|
|
+ stm32_pulse_encoder_obj[i].pulse_encoder.type = AB_PHASE_PULSE_ENCODER;
|
|
|
+ stm32_pulse_encoder_obj[i].pulse_encoder.ops = &_ops;
|
|
|
+
|
|
|
+ if (rt_device_pulse_encoder_register(&stm32_pulse_encoder_obj[i].pulse_encoder, stm32_pulse_encoder_obj[i].name, &stm32_pulse_encoder_obj[i].tim_handler) != RT_EOK)
|
|
|
+ {
|
|
|
+ LOG_E("%s register failed", stm32_pulse_encoder_obj[i].name);
|
|
|
+ result = -RT_ERROR;
|
|
|
+ }
|
|
|
+ }
|
|
|
+
|
|
|
+ return result;
|
|
|
+}
|
|
|
+INIT_BOARD_EXPORT(hw_pulse_encoder_init);
|
|
|
+
|
|
|
+#endif
|