|
@@ -157,12 +157,12 @@ extern "C" {
|
|
|
#define SPI1_RX_DMA_INSTANCE DMA2_Stream0
|
|
|
#define SPI1_RX_DMA_CHANNEL DMA_CHANNEL_3
|
|
|
#define SPI1_RX_DMA_IRQ DMA2_Stream0_IRQn
|
|
|
-#elif defined(BSP_SPI4_TX_USING_DMA) && !defined(SPI4_TX_DMA_INSTANCE)
|
|
|
-#define SPI4_DMA_TX_IRQHandler DMA2_Stream0_IRQHandler
|
|
|
-#define SPI4_TX_DMA_RCC RCC_AHB1ENR_DMA2EN
|
|
|
-#define SPI4_TX_DMA_INSTANCE DMA2_Stream0
|
|
|
-#define SPI4_TX_DMA_CHANNEL DMA_CHANNEL_4
|
|
|
-#define SPI4_TX_DMA_IRQ DMA2_Stream0_IRQn
|
|
|
+#elif defined(BSP_SPI4_RX_USING_DMA) && !defined(SPI4_RX_DMA_INSTANCE)
|
|
|
+#define SPI4_DMA_RX_IRQHandler DMA2_Stream0_IRQHandler
|
|
|
+#define SPI4_RX_DMA_RCC RCC_AHB1ENR_DMA2EN
|
|
|
+#define SPI4_RX_DMA_INSTANCE DMA2_Stream0
|
|
|
+#define SPI4_RX_DMA_CHANNEL DMA_CHANNEL_4
|
|
|
+#define SPI4_RX_DMA_IRQ DMA2_Stream0_IRQn
|
|
|
#endif
|
|
|
|
|
|
/* DMA2 stream1 */
|
|
@@ -208,12 +208,12 @@ extern "C" {
|
|
|
#define SPI1_TX_DMA_INSTANCE DMA2_Stream3
|
|
|
#define SPI1_TX_DMA_CHANNEL DMA_CHANNEL_3
|
|
|
#define SPI1_TX_DMA_IRQ DMA2_Stream3_IRQn
|
|
|
-#elif defined(BSP_SPI4_TX_USING_DMA) && !defined(SPI4_TX_DMA_INSTANCE)
|
|
|
-#define SPI4_DMA_TX_IRQHandler DMA2_Stream3_IRQHandler
|
|
|
-#define SPI4_TX_DMA_RCC RCC_AHB1ENR_DMA2EN
|
|
|
-#define SPI4_TX_DMA_INSTANCE DMA2_Stream3
|
|
|
-#define SPI4_TX_DMA_CHANNEL DMA_CHANNEL_5
|
|
|
-#define SPI4_TX_DMA_IRQ DMA2_Stream3_IRQn
|
|
|
+#elif defined(BSP_SPI4_RX_USING_DMA) && !defined(SPI4_RX_DMA_INSTANCE)
|
|
|
+#define SPI4_DMA_RX_IRQHandler DMA2_Stream3_IRQHandler
|
|
|
+#define SPI4_RX_DMA_RCC RCC_AHB1ENR_DMA2EN
|
|
|
+#define SPI4_RX_DMA_INSTANCE DMA2_Stream3
|
|
|
+#define SPI4_RX_DMA_CHANNEL DMA_CHANNEL_5
|
|
|
+#define SPI4_RX_DMA_IRQ DMA2_Stream3_IRQn
|
|
|
#endif
|
|
|
|
|
|
/* DMA2 stream4 */
|