|
@@ -89,18 +89,23 @@ static struct stm32_uart_config uart_config[] =
|
|
|
#ifdef BSP_USING_UART4
|
|
|
UART4_CONFIG,
|
|
|
#endif
|
|
|
+
|
|
|
#ifdef BSP_USING_UART5
|
|
|
UART5_CONFIG,
|
|
|
#endif
|
|
|
+
|
|
|
#ifdef BSP_USING_UART6
|
|
|
UART6_CONFIG,
|
|
|
#endif
|
|
|
+
|
|
|
#ifdef BSP_USING_UART7
|
|
|
UART7_CONFIG,
|
|
|
#endif
|
|
|
+
|
|
|
#ifdef BSP_USING_UART8
|
|
|
UART8_CONFIG,
|
|
|
#endif
|
|
|
+
|
|
|
#ifdef BSP_USING_LPUART1
|
|
|
LPUART1_CONFIG,
|
|
|
#endif
|
|
@@ -1052,7 +1057,7 @@ static void stm32_dma_config(struct rt_serial_device *serial, rt_ubase_t flag)
|
|
|
/* enable DMA clock && Delay after an RCC peripheral clock enabling*/
|
|
|
SET_BIT(RCC->AHBENR, dma_config->dma_rcc);
|
|
|
tmpreg = READ_BIT(RCC->AHBENR, dma_config->dma_rcc);
|
|
|
-#elif defined(SOC_SERIES_STM32F4) || defined(SOC_SERIES_STM32F7) || defined(SOC_SERIES_STM32L4) || defined(SOC_SERIES_STM32WL) \
|
|
|
+#elif defined(SOC_SERIES_STM32F2) || defined(SOC_SERIES_STM32F4) || defined(SOC_SERIES_STM32F7) || defined(SOC_SERIES_STM32L4) || defined(SOC_SERIES_STM32WL) \
|
|
|
|| defined(SOC_SERIES_STM32G4)|| defined(SOC_SERIES_STM32H7) || defined(SOC_SERIES_STM32WB)
|
|
|
/* enable DMA clock && Delay after an RCC peripheral clock enabling*/
|
|
|
SET_BIT(RCC->AHB1ENR, dma_config->dma_rcc);
|
|
@@ -1084,7 +1089,7 @@ static void stm32_dma_config(struct rt_serial_device *serial, rt_ubase_t flag)
|
|
|
|
|
|
#if defined(SOC_SERIES_STM32F1) || defined(SOC_SERIES_STM32F0) || defined(SOC_SERIES_STM32L0)
|
|
|
DMA_Handle->Instance = dma_config->Instance;
|
|
|
-#elif defined(SOC_SERIES_STM32F4) || defined(SOC_SERIES_STM32F7)
|
|
|
+#elif defined(SOC_SERIES_STM32F2) || defined(SOC_SERIES_STM32F4) || defined(SOC_SERIES_STM32F7)
|
|
|
DMA_Handle->Instance = dma_config->Instance;
|
|
|
DMA_Handle->Init.Channel = dma_config->channel;
|
|
|
#elif defined(SOC_SERIES_STM32L4) || defined(SOC_SERIES_STM32WL) || defined(SOC_SERIES_STM32G0) || defined(SOC_SERIES_STM32G4) || defined(SOC_SERIES_STM32WB)\
|
|
@@ -1109,7 +1114,7 @@ static void stm32_dma_config(struct rt_serial_device *serial, rt_ubase_t flag)
|
|
|
}
|
|
|
|
|
|
DMA_Handle->Init.Priority = DMA_PRIORITY_MEDIUM;
|
|
|
-#if defined(SOC_SERIES_STM32F4) || defined(SOC_SERIES_STM32F7) || defined(SOC_SERIES_STM32H7) || defined(SOC_SERIES_STM32MP1)
|
|
|
+#if defined(SOC_SERIES_STM32F2) || defined(SOC_SERIES_STM32F4) || defined(SOC_SERIES_STM32F7) || defined(SOC_SERIES_STM32H7) || defined(SOC_SERIES_STM32MP1)
|
|
|
DMA_Handle->Init.FIFOMode = DMA_FIFOMODE_DISABLE;
|
|
|
#endif
|
|
|
if (HAL_DMA_DeInit(DMA_Handle) != HAL_OK)
|