Browse Source

Use astyle to format the drv_pin.c

BalanceTWK 6 years ago
parent
commit
e7c5fa13f5
1 changed files with 272 additions and 272 deletions
  1. 272 272
      bsp/imxrt/Libraries/imxrt1050/drivers/drv_pin.c

+ 272 - 272
bsp/imxrt/Libraries/imxrt1050/drivers/drv_pin.c

@@ -8,41 +8,41 @@
  * 2018-03-13     Liuguang     the first version.
  * 2018-03-13     Liuguang     the first version.
  * 2018-03-19     Liuguang     add GPIO interrupt mode support.
  * 2018-03-19     Liuguang     add GPIO interrupt mode support.
  */
  */
-#include "drv_pin.h" 
+#include "drv_pin.h"
 
 
-#include "fsl_common.h" 
-#include "fsl_iomuxc.h" 
-#include "fsl_gpio.h" 
+#include "fsl_common.h"
+#include "fsl_iomuxc.h"
+#include "fsl_gpio.h"
 
 
 #ifdef RT_USING_PIN
 #ifdef RT_USING_PIN
 
 
 #if defined(FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL) && FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL
 #if defined(FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL) && FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL
-    #error "Please don't define 'FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL'!"
+#error "Please don't define 'FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL'!"
 #endif
 #endif
 
 
 struct rt1052_pin
 struct rt1052_pin
 {
 {
-    rt_uint16_t   pin; 
-    GPIO_Type    *gpio; 
-    rt_uint32_t   gpio_pin; 
-}; 
+    rt_uint16_t   pin;
+    GPIO_Type    *gpio;
+    rt_uint32_t   gpio_pin;
+};
 
 
 struct rt1052_irq
 struct rt1052_irq
 {
 {
-    rt_uint16_t           enable; 
-    struct rt_pin_irq_hdr irq_info; 
+    rt_uint16_t           enable;
+    struct rt_pin_irq_hdr irq_info;
 };
 };
 
 
-#define __ARRAY_LEN(array) (sizeof(array)/sizeof(array[0])) 
-#define __RT1052_PIN_DEFAULT {0, 0, 0} 
-#define __RT1052_PIN(INDEX, PORT, PIN) {INDEX, PORT, PIN} 
+#define __ARRAY_LEN(array) (sizeof(array)/sizeof(array[0]))
+#define __RT1052_PIN_DEFAULT {0, 0, 0}
+#define __RT1052_PIN(INDEX, PORT, PIN) {INDEX, PORT, PIN}
 
 
-static struct rt_pin_ops rt1052_pin_ops; 
+static struct rt_pin_ops rt1052_pin_ops;
 
 
-static struct rt1052_pin rt1052_pin_map[] = 
+static struct rt1052_pin rt1052_pin_map[] =
 {
 {
-    __RT1052_PIN_DEFAULT, 
-    
+    __RT1052_PIN_DEFAULT,
+
     /* GPIO4 */
     /* GPIO4 */
     __RT1052_PIN( 1, GPIO4,  0),    /* GPIO_EMC_00 */
     __RT1052_PIN( 1, GPIO4,  0),    /* GPIO_EMC_00 */
     __RT1052_PIN( 2, GPIO4,  1),    /* GPIO_EMC_01 */
     __RT1052_PIN( 2, GPIO4,  1),    /* GPIO_EMC_01 */
@@ -76,7 +76,7 @@ static struct rt1052_pin rt1052_pin_map[] =
     __RT1052_PIN(30, GPIO4, 29),    /* GPIO_EMC_29 */
     __RT1052_PIN(30, GPIO4, 29),    /* GPIO_EMC_29 */
     __RT1052_PIN(31, GPIO4, 30),    /* GPIO_EMC_30 */
     __RT1052_PIN(31, GPIO4, 30),    /* GPIO_EMC_30 */
     __RT1052_PIN(32, GPIO4, 31),    /* GPIO_EMC_31 */
     __RT1052_PIN(32, GPIO4, 31),    /* GPIO_EMC_31 */
-    
+
     __RT1052_PIN(33, GPIO3, 18),    /* GPIO_EMC_32 */
     __RT1052_PIN(33, GPIO3, 18),    /* GPIO_EMC_32 */
     __RT1052_PIN(34, GPIO3, 19),    /* GPIO_EMC_33 */
     __RT1052_PIN(34, GPIO3, 19),    /* GPIO_EMC_33 */
     __RT1052_PIN(35, GPIO3, 20),    /* GPIO_EMC_34 */
     __RT1052_PIN(35, GPIO3, 20),    /* GPIO_EMC_34 */
@@ -86,10 +86,10 @@ static struct rt1052_pin rt1052_pin_map[] =
     __RT1052_PIN(39, GPIO3, 24),    /* GPIO_EMC_38 */
     __RT1052_PIN(39, GPIO3, 24),    /* GPIO_EMC_38 */
     __RT1052_PIN(40, GPIO3, 25),    /* GPIO_EMC_39 */
     __RT1052_PIN(40, GPIO3, 25),    /* GPIO_EMC_39 */
     __RT1052_PIN(41, GPIO3, 26),    /* GPIO_EMC_40 */
     __RT1052_PIN(41, GPIO3, 26),    /* GPIO_EMC_40 */
-    __RT1052_PIN(42, GPIO3, 27),    /* GPIO_EMC_41 */ 
-    
+    __RT1052_PIN(42, GPIO3, 27),    /* GPIO_EMC_41 */
+
     /* GPIO1 */
     /* GPIO1 */
-    __RT1052_PIN(43, GPIO1,  0),    /* GPIO_AD_B0_00 */ 
+    __RT1052_PIN(43, GPIO1,  0),    /* GPIO_AD_B0_00 */
     __RT1052_PIN(44, GPIO1,  1),    /* GPIO_AD_B0_01 */
     __RT1052_PIN(44, GPIO1,  1),    /* GPIO_AD_B0_01 */
     __RT1052_PIN(45, GPIO1,  2),    /* GPIO_AD_B0_02 */
     __RT1052_PIN(45, GPIO1,  2),    /* GPIO_AD_B0_02 */
     __RT1052_PIN(46, GPIO1,  3),    /* GPIO_AD_B0_03 */
     __RT1052_PIN(46, GPIO1,  3),    /* GPIO_AD_B0_03 */
@@ -155,7 +155,7 @@ static struct rt1052_pin rt1052_pin_map[] =
     __RT1052_PIN(104, GPIO2, 29),    /* GPIO_B1_13 */
     __RT1052_PIN(104, GPIO2, 29),    /* GPIO_B1_13 */
     __RT1052_PIN(105, GPIO2, 30),    /* GPIO_B1_14 */
     __RT1052_PIN(105, GPIO2, 30),    /* GPIO_B1_14 */
     __RT1052_PIN(106, GPIO2, 31),    /* GPIO_B1_15 */
     __RT1052_PIN(106, GPIO2, 31),    /* GPIO_B1_15 */
-    
+
     /* GPIO3 */
     /* GPIO3 */
     __RT1052_PIN(107, GPIO3,  0),    /* GPIO_SD_B1_00 */
     __RT1052_PIN(107, GPIO3,  0),    /* GPIO_SD_B1_00 */
     __RT1052_PIN(108, GPIO3,  1),    /* GPIO_SD_B1_01 */
     __RT1052_PIN(108, GPIO3,  1),    /* GPIO_SD_B1_01 */
@@ -180,9 +180,9 @@ static struct rt1052_pin rt1052_pin_map[] =
     __RT1052_PIN(125, GPIO5,  0),    /* WAKEUP */
     __RT1052_PIN(125, GPIO5,  0),    /* WAKEUP */
     __RT1052_PIN(126, GPIO5,  1),    /* PMIC_ON_REQ */
     __RT1052_PIN(126, GPIO5,  1),    /* PMIC_ON_REQ */
     __RT1052_PIN(127, GPIO5,  2)     /* PMIC_STBY_REQ */
     __RT1052_PIN(127, GPIO5,  2)     /* PMIC_STBY_REQ */
-}; 
+};
 
 
-static struct rt1052_irq rt1052_irq_map[] = 
+static struct rt1052_irq rt1052_irq_map[] =
 {
 {
     {PIN_IRQ_DISABLE, {PIN_IRQ_PIN_NONE, PIN_IRQ_MODE_RISING, RT_NULL, RT_NULL} },
     {PIN_IRQ_DISABLE, {PIN_IRQ_PIN_NONE, PIN_IRQ_MODE_RISING, RT_NULL, RT_NULL} },
     {PIN_IRQ_DISABLE, {PIN_IRQ_PIN_NONE, PIN_IRQ_MODE_RISING, RT_NULL, RT_NULL} },
     {PIN_IRQ_DISABLE, {PIN_IRQ_PIN_NONE, PIN_IRQ_MODE_RISING, RT_NULL, RT_NULL} },
@@ -216,11 +216,11 @@ static struct rt1052_irq rt1052_irq_map[] =
     {PIN_IRQ_DISABLE, {PIN_IRQ_PIN_NONE, PIN_IRQ_MODE_RISING, RT_NULL, RT_NULL} },
     {PIN_IRQ_DISABLE, {PIN_IRQ_PIN_NONE, PIN_IRQ_MODE_RISING, RT_NULL, RT_NULL} },
     {PIN_IRQ_DISABLE, {PIN_IRQ_PIN_NONE, PIN_IRQ_MODE_RISING, RT_NULL, RT_NULL} },
     {PIN_IRQ_DISABLE, {PIN_IRQ_PIN_NONE, PIN_IRQ_MODE_RISING, RT_NULL, RT_NULL} },
     {PIN_IRQ_DISABLE, {PIN_IRQ_PIN_NONE, PIN_IRQ_MODE_RISING, RT_NULL, RT_NULL} }
     {PIN_IRQ_DISABLE, {PIN_IRQ_PIN_NONE, PIN_IRQ_MODE_RISING, RT_NULL, RT_NULL} }
-}; 
+};
 
 
-void gpio_isr(GPIO_Type* base, rt_uint32_t gpio_pin)
+void gpio_isr(GPIO_Type *base, rt_uint32_t gpio_pin)
 {
 {
-    if((GPIO_PortGetInterruptFlags(base) & (1 << gpio_pin)) != 0)
+    if ((GPIO_PortGetInterruptFlags(base) & (1 << gpio_pin)) != 0)
     {
     {
         GPIO_PortClearInterruptFlags(base, (1 << gpio_pin));
         GPIO_PortClearInterruptFlags(base, (1 << gpio_pin));
 
 
@@ -233,124 +233,124 @@ void gpio_isr(GPIO_Type* base, rt_uint32_t gpio_pin)
 
 
 void GPIO1_Combined_0_15_IRQHandler(void)
 void GPIO1_Combined_0_15_IRQHandler(void)
 {
 {
-    rt_uint8_t gpio_pin; 
-    
+    rt_uint8_t gpio_pin;
+
     rt_interrupt_enter();
     rt_interrupt_enter();
 
 
-    for(gpio_pin = 0; gpio_pin <= 15; gpio_pin++)
+    for (gpio_pin = 0; gpio_pin <= 15; gpio_pin++)
     {
     {
-        gpio_isr(GPIO1, gpio_pin); 
+        gpio_isr(GPIO1, gpio_pin);
     }
     }
-    
+
     rt_interrupt_leave();
     rt_interrupt_leave();
 }
 }
 
 
 void GPIO1_Combined_16_31_IRQHandler(void)
 void GPIO1_Combined_16_31_IRQHandler(void)
 {
 {
-    rt_uint8_t gpio_pin; 
-    
+    rt_uint8_t gpio_pin;
+
     rt_interrupt_enter();
     rt_interrupt_enter();
 
 
-    for(gpio_pin = 16; gpio_pin <= 31; gpio_pin++)
+    for (gpio_pin = 16; gpio_pin <= 31; gpio_pin++)
     {
     {
-        gpio_isr(GPIO1, gpio_pin); 
+        gpio_isr(GPIO1, gpio_pin);
     }
     }
-    
+
     rt_interrupt_leave();
     rt_interrupt_leave();
 }
 }
 
 
 void GPIO2_Combined_0_15_IRQHandler(void)
 void GPIO2_Combined_0_15_IRQHandler(void)
 {
 {
-    rt_uint8_t gpio_pin; 
-    
+    rt_uint8_t gpio_pin;
+
     rt_interrupt_enter();
     rt_interrupt_enter();
 
 
-    for(gpio_pin = 0; gpio_pin <= 15; gpio_pin++)
+    for (gpio_pin = 0; gpio_pin <= 15; gpio_pin++)
     {
     {
-        gpio_isr(GPIO2, gpio_pin); 
+        gpio_isr(GPIO2, gpio_pin);
     }
     }
-    
+
     rt_interrupt_leave();
     rt_interrupt_leave();
 }
 }
 
 
 void GPIO2_Combined_16_31_IRQHandler(void)
 void GPIO2_Combined_16_31_IRQHandler(void)
 {
 {
-    rt_uint8_t gpio_pin; 
-    
+    rt_uint8_t gpio_pin;
+
     rt_interrupt_enter();
     rt_interrupt_enter();
 
 
-    for(gpio_pin = 16; gpio_pin <= 31; gpio_pin++)
+    for (gpio_pin = 16; gpio_pin <= 31; gpio_pin++)
     {
     {
-        gpio_isr(GPIO2, gpio_pin); 
+        gpio_isr(GPIO2, gpio_pin);
     }
     }
-    
+
     rt_interrupt_leave();
     rt_interrupt_leave();
 }
 }
 
 
-void GPIO3_Combined_0_15_IRQHandler(void) 
+void GPIO3_Combined_0_15_IRQHandler(void)
 {
 {
-    rt_uint8_t gpio_pin; 
-    
+    rt_uint8_t gpio_pin;
+
     rt_interrupt_enter();
     rt_interrupt_enter();
 
 
-    for(gpio_pin = 0; gpio_pin <= 15; gpio_pin++)
+    for (gpio_pin = 0; gpio_pin <= 15; gpio_pin++)
     {
     {
-        gpio_isr(GPIO3, gpio_pin); 
+        gpio_isr(GPIO3, gpio_pin);
     }
     }
-    
+
     rt_interrupt_leave();
     rt_interrupt_leave();
 }
 }
 
 
 void GPIO3_Combined_16_31_IRQHandler(void)
 void GPIO3_Combined_16_31_IRQHandler(void)
 {
 {
-    rt_uint8_t gpio_pin; 
-    
+    rt_uint8_t gpio_pin;
+
     rt_interrupt_enter();
     rt_interrupt_enter();
 
 
-    for(gpio_pin = 16; gpio_pin <= 31; gpio_pin++)
+    for (gpio_pin = 16; gpio_pin <= 31; gpio_pin++)
     {
     {
-        gpio_isr(GPIO3, gpio_pin); 
+        gpio_isr(GPIO3, gpio_pin);
     }
     }
-    
+
     rt_interrupt_leave();
     rt_interrupt_leave();
 }
 }
 
 
 void GPIO4_Combined_0_15_IRQHandler(void)
 void GPIO4_Combined_0_15_IRQHandler(void)
 {
 {
-    rt_uint8_t gpio_pin; 
-    
+    rt_uint8_t gpio_pin;
+
     rt_interrupt_enter();
     rt_interrupt_enter();
 
 
-    for(gpio_pin = 0; gpio_pin <= 15; gpio_pin++)
+    for (gpio_pin = 0; gpio_pin <= 15; gpio_pin++)
     {
     {
-        gpio_isr(GPIO4, gpio_pin); 
+        gpio_isr(GPIO4, gpio_pin);
     }
     }
-    
+
     rt_interrupt_leave();
     rt_interrupt_leave();
 }
 }
 void GPIO4_Combined_16_31_IRQHandler(void)
 void GPIO4_Combined_16_31_IRQHandler(void)
 {
 {
-    rt_uint8_t gpio_pin; 
-    
+    rt_uint8_t gpio_pin;
+
     rt_interrupt_enter();
     rt_interrupt_enter();
 
 
-    for(gpio_pin = 16; gpio_pin <= 31; gpio_pin++)
+    for (gpio_pin = 16; gpio_pin <= 31; gpio_pin++)
     {
     {
-        gpio_isr(GPIO4, gpio_pin); 
+        gpio_isr(GPIO4, gpio_pin);
     }
     }
-    
+
     rt_interrupt_leave();
     rt_interrupt_leave();
 }
 }
 
 
 void GPIO5_Combined_0_15_IRQHandler(void)
 void GPIO5_Combined_0_15_IRQHandler(void)
-{ 
-    rt_uint8_t gpio_pin; 
-    
+{
+    rt_uint8_t gpio_pin;
+
     rt_interrupt_enter();
     rt_interrupt_enter();
 
 
-    for(gpio_pin = 0; gpio_pin <= 2; gpio_pin++)
+    for (gpio_pin = 0; gpio_pin <= 2; gpio_pin++)
     {
     {
-        gpio_isr(GPIO5, gpio_pin); 
+        gpio_isr(GPIO5, gpio_pin);
     }
     }
 
 
     rt_interrupt_leave();
     rt_interrupt_leave();
@@ -359,143 +359,143 @@ void GPIO5_Combined_0_15_IRQHandler(void)
 static IRQn_Type rt1052_get_irqnum(GPIO_Type *gpio, rt_uint32_t gpio_pin)
 static IRQn_Type rt1052_get_irqnum(GPIO_Type *gpio, rt_uint32_t gpio_pin)
 {
 {
     IRQn_Type irq_num = NotAvail_IRQn;  /* Invalid interrupt number */
     IRQn_Type irq_num = NotAvail_IRQn;  /* Invalid interrupt number */
-    
-    if(gpio == GPIO1)
+
+    if (gpio == GPIO1)
     {
     {
-        if(gpio_pin <= 15)
+        if (gpio_pin <= 15)
         {
         {
-            irq_num = GPIO1_Combined_0_15_IRQn; 
+            irq_num = GPIO1_Combined_0_15_IRQn;
         }
         }
         else
         else
         {
         {
-            irq_num = GPIO1_Combined_16_31_IRQn; 
+            irq_num = GPIO1_Combined_16_31_IRQn;
         }
         }
     }
     }
-    else if(gpio == GPIO2)
+    else if (gpio == GPIO2)
     {
     {
-        if(gpio_pin <= 15)
+        if (gpio_pin <= 15)
         {
         {
-            irq_num = GPIO2_Combined_0_15_IRQn; 
+            irq_num = GPIO2_Combined_0_15_IRQn;
         }
         }
         else
         else
         {
         {
-            irq_num = GPIO2_Combined_16_31_IRQn; 
+            irq_num = GPIO2_Combined_16_31_IRQn;
         }
         }
     }
     }
-    else if(gpio == GPIO3)
+    else if (gpio == GPIO3)
     {
     {
-        if(gpio_pin <= 15)
+        if (gpio_pin <= 15)
         {
         {
-            irq_num = GPIO3_Combined_0_15_IRQn; 
+            irq_num = GPIO3_Combined_0_15_IRQn;
         }
         }
         else
         else
         {
         {
-            irq_num = GPIO3_Combined_16_31_IRQn; 
+            irq_num = GPIO3_Combined_16_31_IRQn;
         }
         }
     }
     }
-    else if(gpio == GPIO4)
+    else if (gpio == GPIO4)
     {
     {
-        if(gpio_pin <= 15)
+        if (gpio_pin <= 15)
         {
         {
-            irq_num = GPIO4_Combined_0_15_IRQn; 
+            irq_num = GPIO4_Combined_0_15_IRQn;
         }
         }
         else
         else
         {
         {
-            irq_num = GPIO4_Combined_16_31_IRQn; 
+            irq_num = GPIO4_Combined_16_31_IRQn;
         }
         }
     }
     }
-    else if(gpio == GPIO5)
+    else if (gpio == GPIO5)
     {
     {
-        if(gpio_pin <= 15)
+        if (gpio_pin <= 15)
         {
         {
-            irq_num = GPIO5_Combined_0_15_IRQn; 
+            irq_num = GPIO5_Combined_0_15_IRQn;
         }
         }
         else
         else
         {
         {
-            irq_num = GPIO5_Combined_16_31_IRQn; 
+            irq_num = GPIO5_Combined_16_31_IRQn;
         }
         }
     }
     }
-    
-    return irq_num; 
+
+    return irq_num;
 }
 }
 
 
 static void rt1052_pin_mode(rt_device_t dev, rt_base_t pin, rt_base_t mode)
 static void rt1052_pin_mode(rt_device_t dev, rt_base_t pin, rt_base_t mode)
 {
 {
-    gpio_pin_config_t gpio; 
-    rt_uint32_t config_value = 0; 
-    
-    if((pin > __ARRAY_LEN(rt1052_pin_map)) || (pin == 0))
+    gpio_pin_config_t gpio;
+    rt_uint32_t config_value = 0;
+
+    if ((pin > __ARRAY_LEN(rt1052_pin_map)) || (pin == 0))
     {
     {
-        return; 
+        return;
     }
     }
-    
-    if(rt1052_pin_map[pin].gpio != GPIO5)
+
+    if (rt1052_pin_map[pin].gpio != GPIO5)
     {
     {
-        CLOCK_EnableClock(kCLOCK_Iomuxc); 
-        IOMUXC_SetPinMux(0x401F8010U + pin*4, 0x5U, 0, 0, 0, 1); 
+        CLOCK_EnableClock(kCLOCK_Iomuxc);
+        IOMUXC_SetPinMux(0x401F8010U + pin * 4, 0x5U, 0, 0, 0, 1);
     }
     }
     else
     else
     {
     {
-        CLOCK_EnableClock(kCLOCK_IomuxcSnvs); 
-        IOMUXC_SetPinMux(0x400A8000U + (pin-125)*4, 0x5U, 0, 0, 0, 1); 
+        CLOCK_EnableClock(kCLOCK_IomuxcSnvs);
+        IOMUXC_SetPinMux(0x400A8000U + (pin - 125) * 4, 0x5U, 0, 0, 0, 1);
     }
     }
-    
-    gpio.outputLogic = 0; 
-    gpio.interruptMode = kGPIO_NoIntmode; 
-    
-    switch(mode)
+
+    gpio.outputLogic = 0;
+    gpio.interruptMode = kGPIO_NoIntmode;
+
+    switch (mode)
     {
     {
-        case PIN_MODE_OUTPUT:
-        {
-            config_value = 0x0030U;/* Drive Strength R0/6 */
-            gpio.direction = kGPIO_DigitalOutput;
-        }
-        break;
+    case PIN_MODE_OUTPUT:
+    {
+        config_value = 0x0030U;/* Drive Strength R0/6 */
+        gpio.direction = kGPIO_DigitalOutput;
+    }
+    break;
 
 
-        case PIN_MODE_INPUT:
-        {
-            config_value = 0x0830U;/* Open Drain Enable */
-            gpio.direction = kGPIO_DigitalInput;
-        }
-        break;
+    case PIN_MODE_INPUT:
+    {
+        config_value = 0x0830U;/* Open Drain Enable */
+        gpio.direction = kGPIO_DigitalInput;
+    }
+    break;
 
 
-        case PIN_MODE_INPUT_PULLDOWN:
-        {
-            config_value = 0x3030U;/* 100K Ohm Pull Down */
-            gpio.direction = kGPIO_DigitalInput;
-        }
-        break;
+    case PIN_MODE_INPUT_PULLDOWN:
+    {
+        config_value = 0x3030U;/* 100K Ohm Pull Down */
+        gpio.direction = kGPIO_DigitalInput;
+    }
+    break;
 
 
-        case PIN_MODE_INPUT_PULLUP:
-        {
-            config_value = 0xB030U;/* 100K Ohm Pull Up */
-            gpio.direction = kGPIO_DigitalInput;
-        }
-        break;
+    case PIN_MODE_INPUT_PULLUP:
+    {
+        config_value = 0xB030U;/* 100K Ohm Pull Up */
+        gpio.direction = kGPIO_DigitalInput;
+    }
+    break;
 
 
-        case PIN_MODE_OUTPUT_OD:
-        {
-            config_value = 0x0830U;/* Open Drain Enable */
-            gpio.direction = kGPIO_DigitalOutput;
-        }
-        break;
+    case PIN_MODE_OUTPUT_OD:
+    {
+        config_value = 0x0830U;/* Open Drain Enable */
+        gpio.direction = kGPIO_DigitalOutput;
+    }
+    break;
     }
     }
 
 
-    if(rt1052_pin_map[pin].gpio != GPIO5)
+    if (rt1052_pin_map[pin].gpio != GPIO5)
     {
     {
-        IOMUXC_SetPinConfig(0, 0, 0, 0, 0x401F8200U + pin*4, config_value); 
+        IOMUXC_SetPinConfig(0, 0, 0, 0, 0x401F8200U + pin * 4, config_value);
     }
     }
     else
     else
     {
     {
-        IOMUXC_SetPinConfig(0, 0, 0, 0, 0x400A8018U + (pin-125)*4, config_value); 
+        IOMUXC_SetPinConfig(0, 0, 0, 0, 0x400A8018U + (pin - 125) * 4, config_value);
     }
     }
-    
-    GPIO_PinInit(rt1052_pin_map[pin].gpio, rt1052_pin_map[pin].gpio_pin, &gpio); 
+
+    GPIO_PinInit(rt1052_pin_map[pin].gpio, rt1052_pin_map[pin].gpio_pin, &gpio);
 }
 }
 
 
 static int rt1052_pin_read(rt_device_t dev, rt_base_t pin)
 static int rt1052_pin_read(rt_device_t dev, rt_base_t pin)
 {
 {
-    return GPIO_PinReadPadStatus(rt1052_pin_map[pin].gpio, rt1052_pin_map[pin].gpio_pin); 
+    return GPIO_PinReadPadStatus(rt1052_pin_map[pin].gpio, rt1052_pin_map[pin].gpio_pin);
 }
 }
 
 
 static void rt1052_pin_write(rt_device_t dev, rt_base_t pin, rt_base_t value)
 static void rt1052_pin_write(rt_device_t dev, rt_base_t pin, rt_base_t value)
@@ -504,61 +504,61 @@ static void rt1052_pin_write(rt_device_t dev, rt_base_t pin, rt_base_t value)
 }
 }
 
 
 static rt_err_t rt1052_pin_attach_irq(struct rt_device *device, rt_int32_t pin,
 static rt_err_t rt1052_pin_attach_irq(struct rt_device *device, rt_int32_t pin,
-    rt_uint32_t mode, void (*hdr)(void *args), void *args)
+                                      rt_uint32_t mode, void (*hdr)(void *args), void *args)
 {
 {
-    struct rt1052_pin* pin_map = RT_NULL; 
-    struct rt1052_irq* irq_map = RT_NULL; 
-    
-    pin_map = &rt1052_pin_map[pin]; 
-    irq_map = &rt1052_irq_map[rt1052_pin_map[pin].gpio_pin]; 
-    
-    if(pin_map == RT_NULL || irq_map == RT_NULL) 
-    {
-        return RT_ENOSYS; 
-    }
-    
-    if(irq_map->enable == PIN_IRQ_ENABLE)
-    {
-        return RT_EBUSY; 
-    }
-    
-    irq_map->irq_info.pin  = pin; 
-    irq_map->irq_info.hdr  = hdr; 
-    irq_map->irq_info.mode = mode; 
-    irq_map->irq_info.args = args; 
-    
+    struct rt1052_pin *pin_map = RT_NULL;
+    struct rt1052_irq *irq_map = RT_NULL;
+
+    pin_map = &rt1052_pin_map[pin];
+    irq_map = &rt1052_irq_map[rt1052_pin_map[pin].gpio_pin];
+
+    if (pin_map == RT_NULL || irq_map == RT_NULL)
+    {
+        return RT_ENOSYS;
+    }
+
+    if (irq_map->enable == PIN_IRQ_ENABLE)
+    {
+        return RT_EBUSY;
+    }
+
+    irq_map->irq_info.pin  = pin;
+    irq_map->irq_info.hdr  = hdr;
+    irq_map->irq_info.mode = mode;
+    irq_map->irq_info.args = args;
+
     return RT_EOK;
     return RT_EOK;
 }
 }
 
 
 static rt_err_t rt1052_pin_detach_irq(struct rt_device *device, rt_int32_t pin)
 static rt_err_t rt1052_pin_detach_irq(struct rt_device *device, rt_int32_t pin)
 {
 {
-    struct rt1052_pin* pin_map = RT_NULL; 
-    struct rt1052_irq* irq_map = RT_NULL; 
-    
-    pin_map = &rt1052_pin_map[pin]; 
-    irq_map = &rt1052_irq_map[rt1052_pin_map[pin].gpio_pin]; 
-    
-    if(pin_map == RT_NULL || irq_map == RT_NULL) 
-    {
-        return RT_ENOSYS; 
-    }
-    
-    if(irq_map->enable == PIN_IRQ_DISABLE)
-    {
-        return RT_EOK; 
-    }
-    
-    irq_map->irq_info.pin  = PIN_IRQ_PIN_NONE; 
-    irq_map->irq_info.hdr  = RT_NULL; 
-    irq_map->irq_info.mode = PIN_IRQ_MODE_RISING; 
-    irq_map->irq_info.args = RT_NULL; 
-    
+    struct rt1052_pin *pin_map = RT_NULL;
+    struct rt1052_irq *irq_map = RT_NULL;
+
+    pin_map = &rt1052_pin_map[pin];
+    irq_map = &rt1052_irq_map[rt1052_pin_map[pin].gpio_pin];
+
+    if (pin_map == RT_NULL || irq_map == RT_NULL)
+    {
+        return RT_ENOSYS;
+    }
+
+    if (irq_map->enable == PIN_IRQ_DISABLE)
+    {
+        return RT_EOK;
+    }
+
+    irq_map->irq_info.pin  = PIN_IRQ_PIN_NONE;
+    irq_map->irq_info.hdr  = RT_NULL;
+    irq_map->irq_info.mode = PIN_IRQ_MODE_RISING;
+    irq_map->irq_info.args = RT_NULL;
+
     return RT_EOK;
     return RT_EOK;
 }
 }
 
 
 static rt_err_t rt1052_pin_irq_enable(struct rt_device *device, rt_base_t pin, rt_uint32_t enabled)
 static rt_err_t rt1052_pin_irq_enable(struct rt_device *device, rt_base_t pin, rt_uint32_t enabled)
 {
 {
-    gpio_pin_config_t gpio; 
+    gpio_pin_config_t gpio;
     IRQn_Type irq_num;
     IRQn_Type irq_num;
     rt_uint32_t config_value = 0;
     rt_uint32_t config_value = 0;
     struct rt1052_pin *pin_map = RT_NULL;
     struct rt1052_pin *pin_map = RT_NULL;
@@ -569,24 +569,24 @@ static rt_err_t rt1052_pin_irq_enable(struct rt_device *device, rt_base_t pin, r
 
 
     if (pin_map == RT_NULL || irq_map == RT_NULL)
     if (pin_map == RT_NULL || irq_map == RT_NULL)
     {
     {
-        return RT_ENOSYS; 
+        return RT_ENOSYS;
     }
     }
-    
-    if(enabled == PIN_IRQ_ENABLE) 
+
+    if (enabled == PIN_IRQ_ENABLE)
     {
     {
-        if(irq_map->enable == PIN_IRQ_ENABLE)
+        if (irq_map->enable == PIN_IRQ_ENABLE)
         {
         {
-            return RT_EBUSY; 
+            return RT_EBUSY;
         }
         }
-        
-        if(irq_map->irq_info.pin != pin)
+
+        if (irq_map->irq_info.pin != pin)
         {
         {
-            return RT_EIO; 
+            return RT_EIO;
         }
         }
-        
-        irq_map->enable = PIN_IRQ_ENABLE; 
-        
-        if(rt1052_pin_map[pin].gpio != GPIO5)
+
+        irq_map->enable = PIN_IRQ_ENABLE;
+
+        if (rt1052_pin_map[pin].gpio != GPIO5)
         {
         {
             CLOCK_EnableClock(kCLOCK_Iomuxc);
             CLOCK_EnableClock(kCLOCK_Iomuxc);
             IOMUXC_SetPinMux(0x401F8010U + pin * 4, 0x5U, 0, 0, 0, 1);
             IOMUXC_SetPinMux(0x401F8010U + pin * 4, 0x5U, 0, 0, 0, 1);
@@ -596,100 +596,100 @@ static rt_err_t rt1052_pin_irq_enable(struct rt_device *device, rt_base_t pin, r
             CLOCK_EnableClock(kCLOCK_IomuxcSnvs);
             CLOCK_EnableClock(kCLOCK_IomuxcSnvs);
             IOMUXC_SetPinMux(0x400A8000U + (pin - 125) * 4, 0x5U, 0, 0, 0, 1);
             IOMUXC_SetPinMux(0x400A8000U + (pin - 125) * 4, 0x5U, 0, 0, 0, 1);
         }
         }
-        
-        gpio.direction     = kGPIO_DigitalInput; 
-        gpio.outputLogic   = 0; 
-        
-        switch(irq_map->irq_info.mode)
+
+        gpio.direction     = kGPIO_DigitalInput;
+        gpio.outputLogic   = 0;
+
+        switch (irq_map->irq_info.mode)
         {
         {
-            case PIN_IRQ_MODE_RISING:
-            {
-                config_value = 0x3030U;/* 100K Ohm Pull Down */
-                gpio.interruptMode = kGPIO_IntRisingEdge;
-            }
-            break;
-
-            case PIN_IRQ_MODE_FALLING:
-            {
-                config_value = 0xB030U;/* 100K Ohm Pull Up */
-                gpio.interruptMode = kGPIO_IntFallingEdge;
-            }
-            break;
-
-            case PIN_IRQ_MODE_RISING_FALLING:
-            {
-                config_value = 0x0830U;/* Open Drain Enable */
-                gpio.interruptMode = kGPIO_IntRisingOrFallingEdge;
-            }
-            break;
-
-            case PIN_IRQ_MODE_HIGH_LEVEL:
-            {
-                config_value = 0x3030U;/* 100K Ohm Pull Down */
-                gpio.interruptMode = kGPIO_IntHighLevel;
-            }
-            break;
-
-            case PIN_IRQ_MODE_LOW_LEVEL:
-            {
-                config_value = 0xB030U;/* 100K Ohm Pull Up */
-                gpio.interruptMode = kGPIO_IntLowLevel;
-            }
-            break;
+        case PIN_IRQ_MODE_RISING:
+        {
+            config_value = 0x3030U;/* 100K Ohm Pull Down */
+            gpio.interruptMode = kGPIO_IntRisingEdge;
         }
         }
-        
-        if(rt1052_pin_map[pin].gpio != GPIO5)
+        break;
+
+        case PIN_IRQ_MODE_FALLING:
+        {
+            config_value = 0xB030U;/* 100K Ohm Pull Up */
+            gpio.interruptMode = kGPIO_IntFallingEdge;
+        }
+        break;
+
+        case PIN_IRQ_MODE_RISING_FALLING:
+        {
+            config_value = 0x0830U;/* Open Drain Enable */
+            gpio.interruptMode = kGPIO_IntRisingOrFallingEdge;
+        }
+        break;
+
+        case PIN_IRQ_MODE_HIGH_LEVEL:
+        {
+            config_value = 0x3030U;/* 100K Ohm Pull Down */
+            gpio.interruptMode = kGPIO_IntHighLevel;
+        }
+        break;
+
+        case PIN_IRQ_MODE_LOW_LEVEL:
+        {
+            config_value = 0xB030U;/* 100K Ohm Pull Up */
+            gpio.interruptMode = kGPIO_IntLowLevel;
+        }
+        break;
+        }
+
+        if (rt1052_pin_map[pin].gpio != GPIO5)
         {
         {
-            IOMUXC_SetPinConfig(0, 0, 0, 0, 0x401F8200U + pin*4, config_value); 
+            IOMUXC_SetPinConfig(0, 0, 0, 0, 0x401F8200U + pin * 4, config_value);
         }
         }
         else
         else
         {
         {
-            IOMUXC_SetPinConfig(0, 0, 0, 0, 0x400A8018U + (pin-125)*4, config_value); 
+            IOMUXC_SetPinConfig(0, 0, 0, 0, 0x400A8018U + (pin - 125) * 4, config_value);
         }
         }
-        
-        irq_num = rt1052_get_irqnum(rt1052_pin_map[pin].gpio, rt1052_pin_map[pin].gpio_pin); 
-        
+
+        irq_num = rt1052_get_irqnum(rt1052_pin_map[pin].gpio, rt1052_pin_map[pin].gpio_pin);
+
         NVIC_SetPriority(irq_num, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 5, 0));
         NVIC_SetPriority(irq_num, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 5, 0));
         EnableIRQ(irq_num);
         EnableIRQ(irq_num);
-        
-        GPIO_PinInit(rt1052_pin_map[pin].gpio, rt1052_pin_map[pin].gpio_pin, &gpio); 
-        GPIO_PortEnableInterrupts(rt1052_pin_map[pin].gpio, 1U << rt1052_pin_map[pin].gpio_pin); 
+
+        GPIO_PinInit(rt1052_pin_map[pin].gpio, rt1052_pin_map[pin].gpio_pin, &gpio);
+        GPIO_PortEnableInterrupts(rt1052_pin_map[pin].gpio, 1U << rt1052_pin_map[pin].gpio_pin);
     }
     }
-    else if(enabled == PIN_IRQ_DISABLE)
+    else if (enabled == PIN_IRQ_DISABLE)
     {
     {
-        if(irq_map->enable == PIN_IRQ_DISABLE)
+        if (irq_map->enable == PIN_IRQ_DISABLE)
         {
         {
-            return RT_EOK; 
+            return RT_EOK;
         }
         }
-        
+
         irq_map->enable = PIN_IRQ_DISABLE;
         irq_map->enable = PIN_IRQ_DISABLE;
-        irq_num = rt1052_get_irqnum(rt1052_pin_map[pin].gpio, rt1052_pin_map[pin].gpio_pin); 
-        
+        irq_num = rt1052_get_irqnum(rt1052_pin_map[pin].gpio, rt1052_pin_map[pin].gpio_pin);
+
         NVIC_DisableIRQ(irq_num);
         NVIC_DisableIRQ(irq_num);
     }
     }
     else
     else
     {
     {
-        return RT_EINVAL; 
+        return RT_EINVAL;
     }
     }
-    
+
     return RT_EOK;
     return RT_EOK;
 }
 }
 
 
 int rt_hw_pin_init(void)
 int rt_hw_pin_init(void)
 {
 {
-    int ret = RT_EOK; 
-    
-    rt1052_pin_ops.pin_mode        = rt1052_pin_mode; 
-    rt1052_pin_ops.pin_read        = rt1052_pin_read; 
-    rt1052_pin_ops.pin_write       = rt1052_pin_write; 
-    rt1052_pin_ops.pin_attach_irq  = rt1052_pin_attach_irq; 
+    int ret = RT_EOK;
+
+    rt1052_pin_ops.pin_mode        = rt1052_pin_mode;
+    rt1052_pin_ops.pin_read        = rt1052_pin_read;
+    rt1052_pin_ops.pin_write       = rt1052_pin_write;
+    rt1052_pin_ops.pin_attach_irq  = rt1052_pin_attach_irq;
     rt1052_pin_ops.pin_detach_irq  = rt1052_pin_detach_irq;
     rt1052_pin_ops.pin_detach_irq  = rt1052_pin_detach_irq;
-    rt1052_pin_ops.pin_irq_enable  = rt1052_pin_irq_enable; 
-    
+    rt1052_pin_ops.pin_irq_enable  = rt1052_pin_irq_enable;
+
     ret = rt_device_pin_register("pin", &rt1052_pin_ops, RT_NULL);
     ret = rt_device_pin_register("pin", &rt1052_pin_ops, RT_NULL);
-    
+
     return ret;
     return ret;
 }
 }
-INIT_BOARD_EXPORT(rt_hw_pin_init); 
+INIT_BOARD_EXPORT(rt_hw_pin_init);
 
 
 #endif /*RT_USING_PIN */
 #endif /*RT_USING_PIN */