|
@@ -6,6 +6,7 @@
|
|
|
* Change Logs:
|
|
|
* Date Author Notes
|
|
|
* 2021-10-18 Meco Man The first version
|
|
|
+ * 2021-12-24 Rb Refresh using dma2d
|
|
|
*/
|
|
|
#include <lvgl.h>
|
|
|
#include <lcd_port.h>
|
|
@@ -22,133 +23,79 @@ static struct rt_device_graphic_info info;
|
|
|
|
|
|
static lv_disp_drv_t disp_drv; /*Descriptor of a display driver*/
|
|
|
|
|
|
-static DMA_HandleTypeDef DmaHandle;
|
|
|
-#define DMA_STREAM DMA2_Stream0
|
|
|
-#define DMA_CHANNEL DMA_CHANNEL_0
|
|
|
-#define DMA_STREAM_IRQ DMA2_Stream0_IRQn
|
|
|
-#define DMA_STREAM_IRQHANDLER DMA2_Stream0_IRQHandler
|
|
|
+#define DISP_BUF_SIZE (LV_HOR_RES_MAX * LV_VER_RES_MAX / 4)
|
|
|
|
|
|
-static int32_t x1_flush;
|
|
|
-static int32_t y1_flush;
|
|
|
-static int32_t x2_flush;
|
|
|
-static int32_t y2_fill;
|
|
|
-static int32_t y_fill_act;
|
|
|
-static const lv_color_t * buf_to_flush;
|
|
|
+static lv_disp_drv_t g_disp_drv;
|
|
|
+extern LTDC_HandleTypeDef hltdc;
|
|
|
+volatile rt_bool_t g_gpu_state = RT_FALSE;
|
|
|
|
|
|
-static void DMA_TransferComplete(DMA_HandleTypeDef *han)
|
|
|
-{
|
|
|
- y_fill_act ++;
|
|
|
-
|
|
|
- if(y_fill_act > y2_fill)
|
|
|
- {
|
|
|
- lv_disp_flush_ready(&disp_drv);
|
|
|
- }
|
|
|
- else
|
|
|
- {
|
|
|
- buf_to_flush += (x2_flush - x1_flush + 1);
|
|
|
-
|
|
|
- if (HAL_DMA_Start_IT(han,(uint32_t)buf_to_flush,
|
|
|
- (uint32_t)&((uint32_t *)info.framebuffer)[y_fill_act * info.width + x1_flush],
|
|
|
- (x2_flush - x1_flush + 1)) != HAL_OK)
|
|
|
- {
|
|
|
- LOG_E("HAL_DMA_Start_IT error");
|
|
|
- RT_ASSERT(0);
|
|
|
- }
|
|
|
- }
|
|
|
-}
|
|
|
-
|
|
|
-static void DMA_TransferError(DMA_HandleTypeDef *han)
|
|
|
+static void lvgl_dma_config(void)
|
|
|
{
|
|
|
- LOG_E("DMA_TransferError");
|
|
|
- RT_ASSERT(0);
|
|
|
+ HAL_NVIC_SetPriority(DMA2D_IRQn, 0, 0);
|
|
|
+ HAL_NVIC_EnableIRQ(DMA2D_IRQn);
|
|
|
+ __HAL_RCC_DMA2D_CLK_ENABLE();
|
|
|
}
|
|
|
|
|
|
-void DMA_STREAM_IRQHANDLER(void)
|
|
|
+static void lcd_fb_flush(lv_disp_drv_t *disp_drv, const lv_area_t *area, lv_color_t *color_p)
|
|
|
{
|
|
|
- rt_interrupt_enter();
|
|
|
+ uint32_t OffLineSrc = LV_HOR_RES_MAX - (area->x2 - area->x1 + 1);
|
|
|
+ uint32_t addr = (uint32_t) hltdc.LayerCfg[0].FBStartAdress + 2 * (LV_HOR_RES_MAX * area->y1 + area->x1);
|
|
|
|
|
|
- HAL_DMA_IRQHandler(&DmaHandle);
|
|
|
+ DMA2D->CR = 0x00000000UL | (1 << 9);
|
|
|
+ DMA2D->FGMAR = (uint32_t) (uint16_t*) (color_p);
|
|
|
+ DMA2D->OMAR = (uint32_t) addr;
|
|
|
|
|
|
- rt_interrupt_leave();
|
|
|
-}
|
|
|
+ DMA2D->FGOR = 0;
|
|
|
+ DMA2D->OOR = OffLineSrc;
|
|
|
|
|
|
-static void lvgl_dma_config(void)
|
|
|
-{
|
|
|
- /*## -1- Enable DMA2 clock #################################################*/
|
|
|
- __HAL_RCC_DMA2_CLK_ENABLE();
|
|
|
-
|
|
|
- /*##-2- Select the DMA functional Parameters ###############################*/
|
|
|
- DmaHandle.Init.Channel = DMA_CHANNEL; /* DMA_CHANNEL_0 */
|
|
|
- DmaHandle.Init.Direction = DMA_MEMORY_TO_MEMORY; /* M2M transfer mode */
|
|
|
- DmaHandle.Init.PeriphInc = DMA_PINC_ENABLE; /* Peripheral increment mode Enable */
|
|
|
- DmaHandle.Init.MemInc = DMA_MINC_ENABLE; /* Memory increment mode Enable */
|
|
|
- DmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD; /* Peripheral data alignment : 32bit */
|
|
|
- DmaHandle.Init.MemDataAlignment = DMA_PDATAALIGN_WORD; /* memory data alignment : 32bit */
|
|
|
- DmaHandle.Init.Mode = DMA_NORMAL; /* Normal DMA mode */
|
|
|
- DmaHandle.Init.Priority = DMA_PRIORITY_HIGH; /* priority level : high */
|
|
|
- DmaHandle.Init.FIFOMode = DMA_FIFOMODE_ENABLE; /* FIFO mode enabled */
|
|
|
- DmaHandle.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL; /* FIFO threshold: 1/4 full */
|
|
|
- DmaHandle.Init.MemBurst = DMA_MBURST_SINGLE; /* Memory burst */
|
|
|
- DmaHandle.Init.PeriphBurst = DMA_PBURST_SINGLE; /* Peripheral burst */
|
|
|
-
|
|
|
- DmaHandle.Instance = DMA_STREAM;
|
|
|
-
|
|
|
- if (HAL_DMA_Init(&DmaHandle) != HAL_OK)
|
|
|
- {
|
|
|
- LOG_E("HAL_DMA_Init error");
|
|
|
- RT_ASSERT(0);
|
|
|
- }
|
|
|
+ DMA2D->FGPFCCR = DMA2D_OUTPUT_RGB565;
|
|
|
+ DMA2D->OPFCCR = DMA2D_OUTPUT_RGB565;
|
|
|
|
|
|
- HAL_DMA_RegisterCallback(&DmaHandle, HAL_DMA_XFER_CPLT_CB_ID, DMA_TransferComplete);
|
|
|
- HAL_DMA_RegisterCallback(&DmaHandle, HAL_DMA_XFER_ERROR_CB_ID, DMA_TransferError);
|
|
|
+ DMA2D->NLR = (area->y2 - area->y1 + 1) | ((area->x2 - area->x1 + 1) << 16);
|
|
|
+ DMA2D->CR |= DMA2D_IT_TC | DMA2D_IT_TE | DMA2D_IT_CE;
|
|
|
+ DMA2D->CR |= DMA2D_CR_START;
|
|
|
|
|
|
- HAL_NVIC_SetPriority(DMA_STREAM_IRQ, 0, 0);
|
|
|
- HAL_NVIC_EnableIRQ(DMA_STREAM_IRQ);
|
|
|
+ g_gpu_state = RT_TRUE;
|
|
|
}
|
|
|
|
|
|
-static void lcd_fb_flush(lv_disp_drv_t *disp_drv, const lv_area_t *area, lv_color_t *color_p)
|
|
|
+void DMA2D_IRQHandler(void)
|
|
|
{
|
|
|
- /*Return if the area is out the screen*/
|
|
|
- if (area->x2 < 0) return;
|
|
|
- if (area->y2 < 0) return;
|
|
|
- if (area->x1 > info.width - 1) return;
|
|
|
- if (area->y1 > info.height - 1) return;
|
|
|
-
|
|
|
- /*Truncate the area to the screen*/
|
|
|
- int32_t act_x1 = area->x1 < 0 ? 0 : area->x1;
|
|
|
- int32_t act_y1 = area->y1 < 0 ? 0 : area->y1;
|
|
|
- int32_t act_x2 = area->x2 > info.width - 1 ? info.width - 1 : area->x2;
|
|
|
- int32_t act_y2 = area->y2 > info.height - 1 ? info.height - 1 : area->y2;
|
|
|
-
|
|
|
- x1_flush = act_x1;
|
|
|
- y1_flush = act_y1;
|
|
|
- x2_flush = act_x2;
|
|
|
- y2_fill = act_y2;
|
|
|
- y_fill_act = act_y1;
|
|
|
- buf_to_flush = color_p;
|
|
|
-
|
|
|
- if (HAL_DMA_Start_IT(&DmaHandle,(uint32_t)buf_to_flush,
|
|
|
- (uint32_t)&((uint32_t *)info.framebuffer)[y_fill_act * info.width + x1_flush],
|
|
|
- (x2_flush - x1_flush + 1)) != HAL_OK)
|
|
|
+ rt_interrupt_enter();
|
|
|
+
|
|
|
+ if ((DMA2D->ISR & DMA2D_FLAG_TC) != 0U)
|
|
|
{
|
|
|
- LOG_E("HAL_DMA_Start_IT error");
|
|
|
- RT_ASSERT(0);
|
|
|
+ if ((DMA2D->CR & DMA2D_IT_TC) != 0U)
|
|
|
+ {
|
|
|
+
|
|
|
+ DMA2D->CR &= ~DMA2D_IT_TC;
|
|
|
+ DMA2D->IFCR = DMA2D_FLAG_TC;
|
|
|
+
|
|
|
+ if (g_gpu_state == RT_TRUE)
|
|
|
+ {
|
|
|
+ g_gpu_state = RT_FALSE;
|
|
|
+ lv_disp_flush_ready(&g_disp_drv);
|
|
|
+ }
|
|
|
+ }
|
|
|
}
|
|
|
+
|
|
|
+ rt_interrupt_leave();
|
|
|
}
|
|
|
|
|
|
void lv_port_disp_init(void)
|
|
|
{
|
|
|
rt_err_t result;
|
|
|
- void* buf_1 = RT_NULL;
|
|
|
- void* buf_2 = RT_NULL;
|
|
|
+ static lv_color_t lv_disp_buf1[DISP_BUF_SIZE] = {0};
|
|
|
|
|
|
lcd_device = rt_device_find("lcd");
|
|
|
+
|
|
|
if (lcd_device == 0)
|
|
|
{
|
|
|
- LOG_E("error!");
|
|
|
+ LOG_E("lcd_device error!");
|
|
|
return;
|
|
|
}
|
|
|
+
|
|
|
result = rt_device_open(lcd_device, 0);
|
|
|
+
|
|
|
if (result != RT_EOK)
|
|
|
{
|
|
|
LOG_E("error!");
|
|
@@ -157,6 +104,7 @@ void lv_port_disp_init(void)
|
|
|
|
|
|
/* get framebuffer address */
|
|
|
result = rt_device_control(lcd_device, RTGRAPHIC_CTRL_GET_INFO, &info);
|
|
|
+
|
|
|
if (result != RT_EOK)
|
|
|
{
|
|
|
LOG_E("error!");
|
|
@@ -165,26 +113,12 @@ void lv_port_disp_init(void)
|
|
|
}
|
|
|
|
|
|
RT_ASSERT (info.bits_per_pixel == 8 || info.bits_per_pixel == 16 ||
|
|
|
- info.bits_per_pixel == 24 || info.bits_per_pixel == 32);
|
|
|
+ info.bits_per_pixel == 24 || info.bits_per_pixel == 32);
|
|
|
|
|
|
lvgl_dma_config();
|
|
|
|
|
|
- buf_1 = rt_malloc(info.width * info.height * sizeof(lv_color_t));
|
|
|
- if (buf_1 == RT_NULL)
|
|
|
- {
|
|
|
- LOG_E("malloc memory failed");
|
|
|
- return;
|
|
|
- }
|
|
|
-
|
|
|
- buf_2 = rt_malloc(info.width * info.height * sizeof(lv_color_t));
|
|
|
- if (buf_2 == RT_NULL)
|
|
|
- {
|
|
|
- LOG_E("malloc memory failed");
|
|
|
- return;
|
|
|
- }
|
|
|
-
|
|
|
/*Initialize `disp_buf` with the buffer(s).*/
|
|
|
- lv_disp_draw_buf_init(&disp_buf, buf_1, buf_2, info.width * info.height);
|
|
|
+ lv_disp_draw_buf_init(&disp_buf, lv_disp_buf1, RT_NULL, DISP_BUF_SIZE);
|
|
|
|
|
|
lv_disp_drv_init(&disp_drv); /*Basic initialization*/
|
|
|
|
|
@@ -200,4 +134,6 @@ void lv_port_disp_init(void)
|
|
|
|
|
|
/*Finally register the driver*/
|
|
|
lv_disp_drv_register(&disp_drv);
|
|
|
+
|
|
|
+ g_disp_drv = disp_drv;
|
|
|
}
|