board_dev.c 6.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252
  1. /**************************************************************************//**
  2. *
  3. * @copyright (C) 2019 Nuvoton Technology Corp. All rights reserved.
  4. *
  5. * SPDX-License-Identifier: Apache-2.0
  6. *
  7. * Change Logs:
  8. * Date Author Notes
  9. * 2020-1-16 Wayne First version
  10. *
  11. ******************************************************************************/
  12. #include <rtdevice.h>
  13. #include <drv_gpio.h>
  14. #if defined(BOARD_USING_STORAGE_SPIFLASH)
  15. #if defined(RT_USING_SFUD)
  16. #include "spi_flash.h"
  17. #include "spi_flash_sfud.h"
  18. #endif
  19. #include "drv_qspi.h"
  20. #define W25X_REG_READSTATUS (0x05)
  21. #define W25X_REG_READSTATUS2 (0x35)
  22. #define W25X_REG_WRITEENABLE (0x06)
  23. #define W25X_REG_WRITESTATUS (0x01)
  24. #define W25X_REG_QUADENABLE (0x02)
  25. static rt_uint8_t SpiFlash_ReadStatusReg(struct rt_qspi_device *qspi_device)
  26. {
  27. rt_uint8_t u8Val;
  28. rt_uint8_t w25x_txCMD1 = W25X_REG_READSTATUS;
  29. rt_qspi_send_then_recv(qspi_device, &w25x_txCMD1, 1, &u8Val, 1);
  30. return u8Val;
  31. }
  32. static rt_uint8_t SpiFlash_ReadStatusReg2(struct rt_qspi_device *qspi_device)
  33. {
  34. rt_uint8_t u8Val;
  35. rt_uint8_t w25x_txCMD1 = W25X_REG_READSTATUS2;
  36. rt_qspi_send_then_recv(qspi_device, &w25x_txCMD1, 1, &u8Val, 1);
  37. return u8Val;
  38. }
  39. static void SpiFlash_WriteStatusReg(struct rt_qspi_device *qspi_device, uint8_t u8Value1, uint8_t u8Value2)
  40. {
  41. rt_uint8_t w25x_txCMD1;
  42. rt_uint8_t u8Val[3];
  43. w25x_txCMD1 = W25X_REG_WRITEENABLE;
  44. rt_qspi_send(qspi_device, &w25x_txCMD1, 1);
  45. u8Val[0] = W25X_REG_WRITESTATUS;
  46. u8Val[1] = u8Value1;
  47. u8Val[2] = u8Value2;
  48. rt_qspi_send(qspi_device, &u8Val, 3);
  49. }
  50. static void SpiFlash_WaitReady(struct rt_qspi_device *qspi_device)
  51. {
  52. volatile uint8_t u8ReturnValue;
  53. do
  54. {
  55. u8ReturnValue = SpiFlash_ReadStatusReg(qspi_device);
  56. u8ReturnValue = u8ReturnValue & 1;
  57. }
  58. while (u8ReturnValue != 0); // check the BUSY bit
  59. }
  60. static void SpiFlash_EnterQspiMode(struct rt_qspi_device *qspi_device)
  61. {
  62. uint8_t u8Status1 = SpiFlash_ReadStatusReg(qspi_device);
  63. uint8_t u8Status2 = SpiFlash_ReadStatusReg2(qspi_device);
  64. u8Status2 |= W25X_REG_QUADENABLE;
  65. SpiFlash_WriteStatusReg(qspi_device, u8Status1, u8Status2);
  66. SpiFlash_WaitReady(qspi_device);
  67. }
  68. static void SpiFlash_ExitQspiMode(struct rt_qspi_device *qspi_device)
  69. {
  70. uint8_t u8Status1 = SpiFlash_ReadStatusReg(qspi_device);
  71. uint8_t u8Status2 = SpiFlash_ReadStatusReg2(qspi_device);
  72. u8Status2 &= ~W25X_REG_QUADENABLE;
  73. SpiFlash_WriteStatusReg(qspi_device, u8Status1, u8Status2);
  74. SpiFlash_WaitReady(qspi_device);
  75. }
  76. static int rt_hw_spiflash_init(void)
  77. {
  78. /* Here, we use Dual I/O to drive the SPI flash by default. */
  79. /* If you want to use Quad I/O, you can modify to 4 from 2 and crossover D2/D3 pin of SPI flash. */
  80. if (nu_qspi_bus_attach_device("qspi0", "qspi01", 2, SpiFlash_EnterQspiMode, SpiFlash_ExitQspiMode) != RT_EOK)
  81. return -1;
  82. #if defined(RT_USING_SFUD)
  83. if (rt_sfud_flash_probe("flash0", "qspi01") == RT_NULL)
  84. {
  85. return -(RT_ERROR);
  86. }
  87. #endif
  88. return 0;
  89. }
  90. INIT_COMPONENT_EXPORT(rt_hw_spiflash_init);
  91. #endif /* BOARD_USING_STORAGE_SPIFLASH */
  92. #if defined(BOARD_USING_MAX31875)
  93. #include <sensor_max31875.h>
  94. int rt_hw_max31875_port(void)
  95. {
  96. struct rt_sensor_config cfg;
  97. cfg.intf.dev_name = "i2c1";
  98. cfg.intf.user_data = (void *)MAX31875_I2C_SLAVE_ADR_R0;
  99. cfg.irq_pin.pin = RT_PIN_NONE;
  100. rt_hw_max31875_init("max31875", &cfg);
  101. return 0;
  102. }
  103. INIT_APP_EXPORT(rt_hw_max31875_port);
  104. #endif /* BOARD_USING_MAX31875 */
  105. #if defined(BOARD_USING_BMX055)
  106. #include <sensor_bmx055.h>
  107. int rt_hw_bmx055_port(void)
  108. {
  109. struct rt_sensor_config cfg;
  110. cfg.intf.dev_name = "i2c2";
  111. cfg.intf.user_data = (void *)0;
  112. cfg.irq_pin.pin = RT_PIN_NONE;
  113. rt_hw_bmx055_init("bmx055", &cfg);
  114. return 0;
  115. }
  116. INIT_APP_EXPORT(rt_hw_bmx055_port);
  117. #endif /* BOARD_USING_BMX055 */
  118. #if defined(BOARD_USING_ESP8266)
  119. #include <at_device_esp8266.h>
  120. #define LOG_TAG "at.sample.esp"
  121. #undef DBG_TAG
  122. #include <at_log.h>
  123. static struct at_device_esp8266 esp0 =
  124. {
  125. "esp0", /* esp8266 device name */
  126. "uart1", /* esp8266 serial device name, EX: uart1, uuart1 */
  127. "NT_ZY_BUFFALO", /* Wi-Fi SSID */
  128. "12345678", /* Wi-Fi PASSWORD */
  129. 1024 /* Receive buffer length */
  130. };
  131. static int rt_hw_esp8266_port(void)
  132. {
  133. struct at_device_esp8266 *esp8266 = &esp0;
  134. rt_base_t esp_rst_pin = NU_GET_PININDEX(NU_PH, 3);
  135. /* ESP8266 reset pin PH.3 */
  136. rt_pin_mode(esp_rst_pin, PIN_MODE_OUTPUT);
  137. rt_pin_write(esp_rst_pin, 1);
  138. return at_device_register(&(esp8266->device),
  139. esp8266->device_name,
  140. esp8266->client_name,
  141. AT_DEVICE_CLASS_ESP8266,
  142. (void *) esp8266);
  143. }
  144. INIT_APP_EXPORT(rt_hw_esp8266_port);
  145. static void at_wifi_set(int argc, char **argv)
  146. {
  147. struct at_device_ssid_pwd sATDConf;
  148. struct at_device *at_dev = RT_NULL;
  149. /* If the number of arguments less than 2 */
  150. if (argc != 3)
  151. {
  152. rt_kprintf("\n");
  153. rt_kprintf("at_wifi_set <ssid> <password>\n");
  154. return ;
  155. }
  156. sATDConf.ssid = argv[1]; //ssid
  157. sATDConf.password = argv[2]; //password
  158. if ((at_dev = at_device_get_first_initialized()) != RT_NULL)
  159. at_device_control(at_dev, AT_DEVICE_CTRL_SET_WIFI_INFO, &sATDConf);
  160. else
  161. {
  162. rt_kprintf("Can't find any initialized AT device.\n");
  163. }
  164. }
  165. #ifdef FINSH_USING_MSH
  166. MSH_CMD_EXPORT(at_wifi_set, AT device wifi set ssid / password function);
  167. #endif
  168. #endif /* BOARD_USING_ESP8266 */
  169. #if defined(BOARD_USING_LCD_ILI9341) && defined(NU_PKG_USING_ILI9341_SPI)
  170. #include <lcd_ili9341.h>
  171. #if defined(PKG_USING_GUIENGINE)
  172. #include <rtgui/driver.h>
  173. #endif
  174. int rt_hw_ili9341_port(void)
  175. {
  176. if (rt_hw_lcd_ili9341_spi_init("spi2") != RT_EOK)
  177. return -1;
  178. rt_hw_lcd_ili9341_init();
  179. #if defined(PKG_USING_GUIENGINE)
  180. rt_device_t lcd_ili9341;
  181. lcd_ili9341 = rt_device_find("lcd");
  182. if (lcd_ili9341)
  183. {
  184. rtgui_graphic_set_device(lcd_ili9341);
  185. }
  186. #endif
  187. return 0;
  188. }
  189. INIT_COMPONENT_EXPORT(rt_hw_ili9341_port);
  190. #endif /* BOARD_USING_LCD_ILI9341 */
  191. #if defined(BOARD_USING_NAU88L25) && defined(NU_PKG_USING_NAU88L25)
  192. #include <acodec_nau88l25.h>
  193. S_NU_NAU88L25_CONFIG sCodecConfig =
  194. {
  195. .i2c_bus_name = "i2c2",
  196. .i2s_bus_name = "sound0",
  197. .pin_phonejack_en = NU_GET_PININDEX(NU_PE, 13),
  198. .pin_phonejack_det = 0,
  199. };
  200. int rt_hw_nau88l25_port(void)
  201. {
  202. if (nu_hw_nau88l25_init(&sCodecConfig) != RT_EOK)
  203. return -1;
  204. return 0;
  205. }
  206. INIT_COMPONENT_EXPORT(rt_hw_nau88l25_port);
  207. #endif /* BOARD_USING_NAU88L25 */