drv_i2c.c 3.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127
  1. /*
  2. * Copyright (c) 2006-2022, RT-Thread Development Team
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. *
  6. * Change Logs:
  7. * Date Author Notes
  8. * 2022-02-22 airm2m first version
  9. */
  10. #include <rtdevice.h>
  11. #include <rtthread.h>
  12. #include "board.h"
  13. #ifdef BSP_USING_I2C
  14. static struct rt_i2c_bus_device prv_air105_i2c;
  15. static rt_ssize_t air105_i2c_mst_xfer(struct rt_i2c_bus_device *bus,
  16. struct rt_i2c_msg msgs[],
  17. rt_uint32_t num);
  18. static rt_ssize_t air105_i2c_slv_xfer(struct rt_i2c_bus_device *bus,
  19. struct rt_i2c_msg msgs[],
  20. rt_uint32_t num);
  21. static rt_err_t air105_i2c_bus_control(struct rt_i2c_bus_device *bus,
  22. rt_uint32_t,
  23. rt_uint32_t);
  24. static const struct rt_i2c_bus_device_ops air105_i2c_ops =
  25. {
  26. .master_xfer = air105_i2c_mst_xfer,
  27. .slave_xfer = RT_NULL,
  28. .i2c_bus_control = air105_i2c_bus_control
  29. };
  30. static rt_ssize_t air105_i2c_mst_xfer(struct rt_i2c_bus_device *bus,
  31. struct rt_i2c_msg msgs[],
  32. rt_uint32_t num)
  33. {
  34. rt_size_t i;
  35. uint64_t tick;
  36. struct rt_i2c_msg *msg = msgs;
  37. RT_ASSERT(bus != RT_NULL);
  38. rt_uint32_t i2c_id = (rt_uint32_t)bus->priv;
  39. rt_int32_t Result;
  40. while(!I2C_WaitResult(i2c_id, &Result)) {;}
  41. for (i = 0; i < num; i++)
  42. {
  43. if (!(msg[i].flags & RT_I2C_NO_START))
  44. {
  45. if (msg[i].flags & RT_I2C_ADDR_10BIT)
  46. {
  47. I2C_Prepare(i2c_id, msg[i].addr, 2, NULL, NULL);
  48. }
  49. else
  50. {
  51. I2C_Prepare(i2c_id, msg[i].addr, 1, NULL, NULL);
  52. }
  53. }
  54. if (msg[i].flags & RT_I2C_RD)
  55. {
  56. tick = GetSysTick();
  57. I2C_MasterXfer(i2c_id, I2C_OP_READ, 0, msg[i].buf, msg[i].len, bus->timeout);
  58. while(!I2C_WaitResult(i2c_id, &Result) && !SysTickCheckTimeout(tick, bus->timeout * CORE_TICK_1MS)){;}
  59. if (!I2C_WaitResult(i2c_id, &Result))
  60. {
  61. I2C_ForceStop(i2c_id);
  62. return -RT_EIO;
  63. }
  64. }
  65. else
  66. {
  67. tick = GetSysTick();
  68. I2C_MasterXfer(i2c_id, I2C_OP_WRITE, 0, msg[i].buf, msg[i].len, bus->timeout);
  69. while(!I2C_WaitResult(i2c_id, &Result) && !SysTickCheckTimeout(tick, bus->timeout * CORE_TICK_1MS)){;}
  70. if (!I2C_WaitResult(i2c_id, &Result))
  71. {
  72. I2C_ForceStop(i2c_id);
  73. return -RT_EIO;
  74. }
  75. }
  76. }
  77. return i;
  78. }
  79. static rt_ssize_t air105_i2c_slv_xfer(struct rt_i2c_bus_device *bus,
  80. struct rt_i2c_msg msgs[],
  81. rt_uint32_t num)
  82. {
  83. return -RT_ENOSYS;
  84. }
  85. static rt_err_t air105_i2c_bus_control(struct rt_i2c_bus_device *bus,
  86. rt_uint32_t cmd,
  87. rt_uint32_t arg)
  88. {
  89. RT_ASSERT(bus != RT_NULL);
  90. rt_uint32_t i2c_id = (rt_uint32_t)bus->priv;
  91. switch (cmd)
  92. {
  93. case RT_I2C_DEV_CTRL_CLK:
  94. I2C_MasterSetup(i2c_id, arg);
  95. break;
  96. default:
  97. return -RT_EIO;
  98. }
  99. return RT_EOK;
  100. }
  101. int air105_hw_i2c_init(void)
  102. {
  103. I2C_GlobalInit();
  104. prv_air105_i2c.ops = &air105_i2c_ops;
  105. prv_air105_i2c.priv = 0;
  106. I2C_MasterSetup(0, 400000);
  107. GPIO_Iomux(GPIOE_06, 2);
  108. GPIO_Iomux(GPIOE_07, 2);
  109. #ifdef I2C_BUS_NAME
  110. rt_i2c_bus_device_register(&prv_air105_i2c, I2C_BUS_NAME);
  111. #else
  112. rt_i2c_bus_device_register(&prv_air105_i2c, "i2c");
  113. #endif
  114. return 0;
  115. }
  116. INIT_DEVICE_EXPORT(air105_hw_i2c_init);
  117. #endif /* BSP_USING_I2C */