drv_usart_v2.c 8.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316
  1. /*
  2. * Copyright (c) 2006-2022, RT-Thread Development Team
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. *
  6. * Change Logs:
  7. * Date Author Notes
  8. * 2022-02-22 airm2m first version
  9. */
  10. #include "board.h"
  11. #include "drv_usart_v2.h"
  12. #ifdef RT_USING_SERIAL_V2
  13. //#define DRV_DEBUG
  14. #define DBG_TAG "drv.usart"
  15. #ifdef DRV_DEBUG
  16. #define DBG_LVL DBG_LOG
  17. #else
  18. #define DBG_LVL DBG_INFO
  19. #endif /* DRV_DEBUG */
  20. #include <rtdbg.h>
  21. #if !defined(BSP_USING_UART0) && !defined(BSP_USING_UART1) && !defined(BSP_USING_UART2) && !defined(BSP_USING_UART3)
  22. #error "Please define at least one BSP_USING_UARTx"
  23. /* this driver can be disabled at menuconfig -> RT-Thread Components -> Device Drivers */
  24. #endif
  25. static struct air_uart_config uart_config[] =
  26. {
  27. #ifdef BSP_USING_UART0
  28. UART0_CONFIG,
  29. #endif
  30. #ifdef BSP_USING_UART1
  31. UART1_CONFIG,
  32. #endif
  33. #ifdef BSP_USING_UART2
  34. UART2_CONFIG,
  35. #endif
  36. #ifdef BSP_USING_UART3
  37. UART3_CONFIG,
  38. #endif
  39. };
  40. enum
  41. {
  42. #ifdef BSP_USING_UART0
  43. UART0_INDEX,
  44. #endif
  45. #ifdef BSP_USING_UART1
  46. UART1_INDEX,
  47. #endif
  48. #ifdef BSP_USING_UART2
  49. UART2_INDEX,
  50. #endif
  51. #ifdef BSP_USING_UART3
  52. UART3_INDEX,
  53. #endif
  54. };
  55. static struct air_uart uart_obj[sizeof(uart_config) / sizeof(uart_config[0])] = {0};
  56. static void air_uart_get_config(void)
  57. {
  58. struct serial_configure config = RT_SERIAL_CONFIG_DEFAULT;
  59. #ifdef BSP_USING_UART0
  60. uart_obj[UART0_INDEX].serial.config = config;
  61. uart_obj[UART0_INDEX].serial.config.rx_bufsz = BSP_UART0_RX_BUFSIZE;
  62. uart_obj[UART0_INDEX].serial.config.tx_bufsz = BSP_UART0_TX_BUFSIZE;
  63. #endif
  64. #ifdef BSP_USING_UART1
  65. uart_obj[UART1_INDEX].serial.config = config;
  66. uart_obj[UART1_INDEX].serial.config.rx_bufsz = BSP_UART1_RX_BUFSIZE;
  67. uart_obj[UART1_INDEX].serial.config.tx_bufsz = BSP_UART1_TX_BUFSIZE;
  68. #endif
  69. #ifdef BSP_USING_UART2
  70. uart_obj[UART2_INDEX].serial.config = config;
  71. uart_obj[UART2_INDEX].serial.config.rx_bufsz = BSP_UART2_RX_BUFSIZE;
  72. uart_obj[UART2_INDEX].serial.config.tx_bufsz = BSP_UART2_TX_BUFSIZE;
  73. #endif
  74. #ifdef BSP_USING_UART3
  75. uart_obj[UART3_INDEX].serial.config = config;
  76. uart_obj[UART3_INDEX].serial.config.rx_bufsz = BSP_UART3_RX_BUFSIZE;
  77. uart_obj[UART3_INDEX].serial.config.tx_bufsz = BSP_UART3_TX_BUFSIZE;
  78. #endif
  79. }
  80. static int air105_uart_irq(void *pData, void *pParam)
  81. {
  82. rt_uint32_t uartid = (rt_uint32_t)pData;
  83. rt_uint32_t State = (rt_uint32_t)pParam;
  84. uint8_t temp[32];
  85. rt_uint32_t len;
  86. struct rt_serial_device *serial = NULL;
  87. rt_size_t obj_num = sizeof(uart_obj) / sizeof(struct air_uart);
  88. for (int i = 0; i < obj_num; i++)
  89. {
  90. if (uart_obj[i].config->id == uartid)
  91. serial = &(uart_obj[i].serial);
  92. }
  93. struct rt_serial_rx_fifo *rx_fifo;
  94. switch (State){
  95. case UART_CB_TX_BUFFER_DONE:
  96. break;
  97. case DMA_CB_DONE:
  98. DMA_ClearStreamFlag(DBG_UART_TX_DMA_STREAM);
  99. rt_hw_serial_isr(serial, RT_SERIAL_EVENT_TX_DMADONE);
  100. break;
  101. case UART_CB_TX_ALL_DONE:
  102. rt_hw_serial_isr(serial, RT_SERIAL_EVENT_TX_DMADONE);
  103. break;
  104. case UART_CB_RX_BUFFER_FULL:
  105. break;
  106. case UART_CB_RX_TIMEOUT:
  107. case UART_CB_RX_NEW:
  108. rx_fifo = (struct rt_serial_rx_fifo *) serial->serial_rx;
  109. len = Uart_FifoRead(uartid, temp);
  110. if (len)
  111. {
  112. rt_ringbuffer_put(&(rx_fifo->rb), temp, len);
  113. rt_hw_serial_isr(serial, RT_SERIAL_EVENT_RX_IND);
  114. }
  115. break;
  116. case UART_CB_ERROR:
  117. break;
  118. case DMA_CB_ERROR:
  119. break;
  120. }
  121. }
  122. static rt_err_t air105_configure(struct rt_serial_device *serial, struct serial_configure *cfg)
  123. {
  124. rt_uint32_t uart_id = serial->parent.user_data;
  125. RT_ASSERT(serial != RT_NULL);
  126. RT_ASSERT(cfg != RT_NULL);
  127. switch (cfg->stop_bits)
  128. {
  129. case STOP_BITS_1:
  130. cfg->stop_bits = UART_STOP_BIT1;
  131. break;
  132. case STOP_BITS_2:
  133. cfg->stop_bits = UART_STOP_BIT2;
  134. break;
  135. default:
  136. cfg->stop_bits = UART_STOP_BIT1_5;
  137. break;
  138. }
  139. Uart_BaseInit(uart_id, cfg->baud_rate, 0, cfg->data_bits, cfg->parity, cfg->stop_bits, air105_uart_irq);
  140. switch (uart_id){
  141. case UART_ID0:
  142. GPIO_Iomux(GPIOA_01, 0);
  143. GPIO_Iomux(GPIOA_00, 0);
  144. break;
  145. case UART_ID1:
  146. GPIO_Iomux(GPIOC_01, 3);
  147. GPIO_Iomux(GPIOC_00, 3);
  148. break;
  149. case UART_ID2:
  150. GPIO_Iomux(GPIOD_13, 0);
  151. GPIO_Iomux(GPIOD_12, 0);
  152. break;
  153. case UART_ID3:
  154. GPIO_Iomux(GPIOE_08, 2);
  155. GPIO_Iomux(GPIOE_09, 2);
  156. break;
  157. default:
  158. break;
  159. }
  160. return RT_EOK;
  161. }
  162. static rt_err_t air105_control(struct rt_serial_device *serial, int cmd, void *arg)
  163. {
  164. rt_uint32_t uart_id = serial->parent.user_data;
  165. rt_ubase_t ctrl_arg = (rt_ubase_t)arg;
  166. RT_ASSERT(serial != RT_NULL);
  167. switch (cmd)
  168. {
  169. /* disable interrupt */
  170. case RT_DEVICE_CTRL_CLR_INT:
  171. Uart_IrqOnOff(uart_id, 0);
  172. if (DBG_UART_ID == uart_id)
  173. {
  174. DMA_StopStream(DBG_UART_TX_DMA_STREAM);
  175. }
  176. break;
  177. case RT_DEVICE_CTRL_SET_INT:
  178. break;
  179. case RT_DEVICE_CTRL_CONFIG:
  180. if (ctrl_arg & (RT_SERIAL_RX_NON_BLOCKING|RT_SERIAL_RX_BLOCKING))
  181. {
  182. Uart_EnableRxIrq(uart_id);
  183. }
  184. Uart_IrqOnOff(uart_id, 1);
  185. break;
  186. case RT_DEVICE_CHECK_OPTMODE:
  187. return RT_SERIAL_TX_BLOCKING_NO_BUFFER;
  188. case RT_DEVICE_CTRL_CLOSE:
  189. Uart_DeInit(uart_id);
  190. switch (uart_id){
  191. case UART_ID0:
  192. GPIO_Iomux(GPIOA_01, 1);
  193. GPIO_Iomux(GPIOA_00, 1);
  194. break;
  195. case UART_ID1:
  196. GPIO_Iomux(GPIOC_01, 1);
  197. GPIO_Iomux(GPIOC_00, 1);
  198. break;
  199. case UART_ID2:
  200. GPIO_Iomux(GPIOD_13, 1);
  201. GPIO_Iomux(GPIOD_12, 1);
  202. break;
  203. case UART_ID3:
  204. GPIO_Iomux(GPIOE_08, 1);
  205. GPIO_Iomux(GPIOE_09, 1);
  206. break;
  207. default:
  208. break;
  209. }
  210. break;
  211. default:
  212. return -RT_EINVAL;
  213. }
  214. return RT_EOK;
  215. }
  216. static int air105_putc(struct rt_serial_device *serial, char c)
  217. {
  218. rt_uint32_t uart_id = serial->parent.user_data;
  219. RT_ASSERT(serial != RT_NULL);
  220. Uart_NoBlockTx(uart_id, c);
  221. return 1;
  222. }
  223. static int air105_getc(struct rt_serial_device *serial)
  224. {
  225. rt_uint32_t uart_id = serial->parent.user_data;
  226. RT_ASSERT(serial != RT_NULL);
  227. uint8_t data;
  228. if (Uart_ReadByte(uart_id, &data) < 0)
  229. {
  230. return -1;
  231. }
  232. else
  233. {
  234. return data;
  235. }
  236. }
  237. static rt_ssize_t air105_transmit(struct rt_serial_device *serial,
  238. rt_uint8_t *buf,
  239. rt_size_t size,
  240. rt_uint32_t tx_flag)
  241. {
  242. rt_uint32_t uart_id = serial->parent.user_data;
  243. RT_ASSERT(serial != RT_NULL);
  244. RT_ASSERT(buf != RT_NULL);
  245. if (DBG_UART_ID == uart_id)
  246. {
  247. Uart_BlockTx(uart_id, buf, size);
  248. }
  249. else
  250. {
  251. Uart_BufferTx(uart_id, buf, size);
  252. }
  253. return size;
  254. }
  255. static const struct rt_uart_ops air105_uart_ops =
  256. {
  257. .configure = air105_configure,
  258. .control = air105_control,
  259. .putc = air105_putc,
  260. .getc = air105_getc,
  261. .transmit = air105_transmit
  262. };
  263. int rt_hw_usart_init(void)
  264. {
  265. rt_err_t result = 0;
  266. rt_size_t obj_num = sizeof(uart_obj) / sizeof(struct air_uart);
  267. air_uart_get_config();
  268. for (int i = 0; i < obj_num; i++)
  269. {
  270. /* init UART object */
  271. uart_obj[i].config = &uart_config[i];
  272. if (uart_obj[i].config->id == DBG_UART_ID)
  273. uart_obj[i].serial.config.baud_rate = DBG_UART_BR;
  274. uart_obj[i].serial.ops = &air105_uart_ops;
  275. /* register UART device */
  276. result = rt_hw_serial_register(&uart_obj[i].serial,uart_obj[i].config->name,
  277. RT_DEVICE_FLAG_RDWR,
  278. i);
  279. RT_ASSERT(result == RT_EOK);
  280. }
  281. return result;
  282. }
  283. #endif /* RT_USING_SERIAL_V2 */