drv_pdm.c 8.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297
  1. /*
  2. * Copyright (c) 2022 hpmicro
  3. *
  4. * SPDX-License-Identifier: BSD-3-Clause
  5. *
  6. */
  7. #include <rtthread.h>
  8. #include <rtdevice.h>
  9. #define DBG_TAG "pdm"
  10. #define DBG_LVL DBG_INFO
  11. #include <rtdbg.h>
  12. #ifdef BSP_USING_PDM
  13. #include "board.h"
  14. #include "drivers/audio.h"
  15. #include "hpm_i2s_drv.h"
  16. #include "hpm_pdm_drv.h"
  17. #include "drv_pdm.h"
  18. #include "hpm_dma_drv.h"
  19. #include "hpm_dmamux_drv.h"
  20. #include "hpm_l1c_drv.h"
  21. #include "hpm_dma_manager.h"
  22. /* PDM connect to I2S0 RX */
  23. #define PDM_DMA_REQ HPM_DMA_SRC_I2S0_RX
  24. #define PDM_I2S_DATA_LINE 0
  25. struct hpm_pdm
  26. {
  27. struct rt_audio_device audio;
  28. struct rt_audio_configure record_config;
  29. rt_uint8_t* rx_fifo;
  30. };
  31. struct hpm_pdm hpm_pdm_dev = { 0 };
  32. static hpm_dma_resource_t dma_resource = { 0 };
  33. static rt_err_t hpm_pdm_dma_transmit();
  34. void pdm_dma_callback(DMA_Type *ptr, uint32_t channel, void *user_data, uint32_t int_stat)
  35. {
  36. if (int_stat == DMA_CHANNEL_STATUS_TC) {
  37. rt_audio_rx_done(&hpm_pdm_dev.audio, hpm_pdm_dev.rx_fifo, PDM_FIFO_SIZE);
  38. hpm_pdm_dma_transmit();
  39. }
  40. }
  41. static rt_err_t hpm_pdm_getcaps(struct rt_audio_device* audio, struct rt_audio_caps* caps)
  42. {
  43. rt_err_t result = RT_EOK;
  44. RT_ASSERT(audio != RT_NULL);
  45. struct hpm_pdm* hpm_audio = (struct hpm_pdm*)audio->parent.user_data;
  46. switch(caps->main_type)
  47. {
  48. case AUDIO_TYPE_INPUT:
  49. {
  50. switch(caps->sub_type)
  51. {
  52. case AUDIO_DSP_PARAM:
  53. caps->udata.config.samplerate = hpm_audio->record_config.samplerate;
  54. caps->udata.config.channels = hpm_audio->record_config.channels;
  55. caps->udata.config.samplebits = hpm_audio->record_config.samplebits;
  56. break;
  57. case AUDIO_DSP_SAMPLERATE:
  58. caps->udata.config.samplerate = hpm_audio->record_config.samplerate;
  59. break;
  60. case AUDIO_DSP_CHANNELS:
  61. caps->udata.config.channels = hpm_audio->record_config.channels;
  62. break;
  63. case AUDIO_DSP_SAMPLEBITS:
  64. caps->udata.config.samplebits = hpm_audio->record_config.samplebits;
  65. break;
  66. default:
  67. result = -RT_ERROR;
  68. break;
  69. }
  70. break;
  71. }
  72. default:
  73. result = -RT_ERROR;
  74. break;
  75. }
  76. return result;
  77. }
  78. static rt_err_t hpm_pdm_set_channels(uint32_t channel)
  79. {
  80. uint32_t mclk_hz;
  81. i2s_transfer_config_t transfer;
  82. mclk_hz = clock_get_frequency(clock_i2s0);
  83. i2s_get_default_transfer_config_for_pdm(&transfer);
  84. transfer.data_line = I2S_DATA_LINE_0;
  85. if (channel == i2s_mono_left) {
  86. transfer.channel_slot_mask = I2S_CHANNEL_SLOT_MASK(0);
  87. } else if (channel == i2s_mono_right) {
  88. transfer.channel_slot_mask = I2S_CHANNEL_SLOT_MASK(1);
  89. } else if(channel == 2) {
  90. transfer.channel_slot_mask = I2S_CHANNEL_SLOT_MASK(0) | I2S_CHANNEL_SLOT_MASK(1);
  91. } else {
  92. LOG_E("PDM not support channels number %d.\n", channel);
  93. return -RT_ERROR;
  94. }
  95. if (status_success != i2s_config_rx(PDM_I2S, mclk_hz, &transfer))
  96. {
  97. LOG_E("dao_i2s configure transfer failed\n");
  98. return -RT_ERROR;
  99. }
  100. return RT_EOK;
  101. }
  102. static rt_err_t hpm_pdm_configure(struct rt_audio_device* audio, struct rt_audio_caps* caps)
  103. {
  104. rt_err_t result = RT_EOK;
  105. RT_ASSERT(audio != RT_NULL);
  106. struct hpm_pdm* hpm_audio = (struct hpm_pdm*)audio->parent.user_data;
  107. switch(caps->main_type)
  108. {
  109. case AUDIO_TYPE_INPUT:
  110. {
  111. switch(caps->sub_type)
  112. {
  113. case AUDIO_DSP_CHANNELS:
  114. {
  115. hpm_audio->record_config.channels = caps->udata.config.channels;
  116. hpm_pdm_set_channels(caps->udata.config.channels);
  117. break;
  118. }
  119. default:
  120. result = -RT_ERROR;
  121. break;
  122. }
  123. }
  124. default:
  125. result = -RT_ERROR;
  126. break;
  127. }
  128. return result;
  129. }
  130. static rt_err_t hpm_pdm_init(struct rt_audio_device* audio)
  131. {
  132. RT_ASSERT(audio != RT_NULL);
  133. i2s_config_t i2s_config;
  134. i2s_transfer_config_t transfer;
  135. pdm_config_t pdm_config;
  136. init_pdm_pins();
  137. board_init_pdm_clock();
  138. i2s_get_default_config(PDM_I2S, &i2s_config);
  139. i2s_enable_rx_dma_request(PDM_I2S);
  140. i2s_init(PDM_I2S, &i2s_config);
  141. i2s_get_default_transfer_config_for_pdm(&transfer);
  142. transfer.data_line = I2S_DATA_LINE_0;
  143. transfer.channel_slot_mask = I2S_CHANNEL_SLOT_MASK(0);
  144. if (status_success != i2s_config_rx(PDM_I2S, clock_get_frequency(clock_i2s0), &transfer))
  145. {
  146. LOG_E("pdm_i2s configure receive failed\n");
  147. return -RT_ERROR;
  148. }
  149. /* init audio configure */
  150. hpm_pdm_dev.record_config.channels = 1U;
  151. hpm_pdm_dev.record_config.samplebits = 32U; /* 数据为32位,实际有效位24bit,高位为0 */
  152. hpm_pdm_dev.record_config.samplerate = PDM_SOC_SAMPLE_RATE_IN_HZ; /* fix 16KHz */
  153. pdm_get_default_config(HPM_PDM, &pdm_config);
  154. if (status_success != pdm_init(HPM_PDM, &pdm_config)) {
  155. LOG_E("pdm init failed\n");
  156. return -RT_ERROR;
  157. }
  158. return RT_EOK;
  159. }
  160. static rt_err_t hpm_pdm_start(struct rt_audio_device* audio, int stream)
  161. {
  162. RT_ASSERT(audio != RT_NULL);
  163. struct hpm_pdm* hpm_audio = (struct hpm_pdm*)audio->parent.user_data;
  164. if (stream == AUDIO_STREAM_RECORD)
  165. {
  166. pdm_start(HPM_PDM);
  167. if (dma_manager_request_resource(&dma_resource) == status_success) {
  168. uint8_t dmamux_ch;
  169. dma_manager_install_interrupt_callback(&dma_resource, pdm_dma_callback, NULL);
  170. dma_manager_enable_dma_interrupt(&dma_resource, 1);
  171. dmamux_ch = DMA_SOC_CHN_TO_DMAMUX_CHN(dma_resource.base, dma_resource.channel);
  172. dmamux_config(HPM_DMAMUX, dmamux_ch, PDM_DMA_REQ, true);
  173. } else {
  174. LOG_E("no dma resource available for PDM transfer.\n");
  175. return -RT_ERROR;
  176. }
  177. if (RT_EOK != hpm_pdm_dma_transmit()) {
  178. return -RT_ERROR;
  179. }
  180. }
  181. return RT_EOK;
  182. }
  183. static rt_err_t hpm_pdm_stop(struct rt_audio_device* audio, int stream)
  184. {
  185. RT_ASSERT(audio != RT_NULL);
  186. if (stream == AUDIO_STREAM_RECORD)
  187. {
  188. pdm_stop(HPM_PDM);
  189. }
  190. dma_manager_release_resource(&dma_resource);
  191. return RT_EOK;
  192. }
  193. static rt_err_t hpm_pdm_dma_transmit()
  194. {
  195. dma_channel_config_t ch_config = {0};
  196. dma_default_channel_config(dma_resource.base, &ch_config);
  197. ch_config.src_addr = (uint32_t)&PDM_I2S->RXD[PDM_I2S_DATA_LINE];
  198. ch_config.dst_addr = core_local_mem_to_sys_address(HPM_CORE0, (uint32_t)hpm_pdm_dev.rx_fifo);
  199. ch_config.src_width = DMA_TRANSFER_WIDTH_WORD;
  200. ch_config.dst_width = DMA_TRANSFER_WIDTH_WORD;
  201. ch_config.src_addr_ctrl = DMA_ADDRESS_CONTROL_FIXED;
  202. ch_config.dst_addr_ctrl = DMA_ADDRESS_CONTROL_INCREMENT;
  203. ch_config.size_in_byte = PDM_FIFO_SIZE;
  204. ch_config.src_mode = DMA_HANDSHAKE_MODE_HANDSHAKE;
  205. ch_config.src_burst_size = DMA_NUM_TRANSFER_PER_BURST_1T;
  206. if (status_success != dma_setup_channel(dma_resource.base, dma_resource.channel, &ch_config)) {
  207. LOG_E("dma setup channel failed\n");
  208. return -RT_ERROR;
  209. }
  210. if (l1c_dc_is_enabled()) {
  211. /* cache invalidate for receive buff */
  212. l1c_dc_invalidate((uint32_t)hpm_pdm_dev.rx_fifo, PDM_FIFO_SIZE);
  213. }
  214. return RT_EOK;
  215. }
  216. static struct rt_audio_ops hpm_pdm_ops =
  217. {
  218. .getcaps = hpm_pdm_getcaps,
  219. .configure = hpm_pdm_configure,
  220. .init = hpm_pdm_init,
  221. .start = hpm_pdm_start,
  222. .stop = hpm_pdm_stop,
  223. .transmit = NULL,
  224. .buffer_info = NULL,
  225. };
  226. ATTR_ALIGN(HPM_L1C_CACHELINE_SIZE) uint8_t pdm_rx_fifo[PDM_FIFO_SIZE];
  227. int rt_hw_pdm_init(void)
  228. {
  229. hpm_pdm_dev.rx_fifo = pdm_rx_fifo;
  230. hpm_pdm_dev.audio.ops = &hpm_pdm_ops;
  231. LOG_I("audio pdm registered.\n");
  232. LOG_I("!!!Note: pdm depends on i2s0, they share clock.\n");
  233. rt_audio_register(&hpm_pdm_dev.audio, "pdm", RT_DEVICE_FLAG_RDONLY, &hpm_pdm_dev);
  234. return RT_EOK;
  235. }
  236. INIT_DEVICE_EXPORT(rt_hw_pdm_init);
  237. #endif /* BSP_USING_PDM */