drv_dma.h 1.6 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849
  1. /*
  2. * Copyright (c) 2006-2021, RT-Thread Development Team
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. *
  6. * Change Logs:
  7. * Date Author Notes
  8. * 2018-11-10 SummerGift first version
  9. * 2020-10-14 Dozingfiretruck Porting for stm32wbxx
  10. */
  11. #ifndef __DRV_DMA_H_
  12. #define __DRV_DMA_H_
  13. #include <rtthread.h>
  14. #include <board.h>
  15. #ifdef __cplusplus
  16. extern "C" {
  17. #endif
  18. #if defined(SOC_SERIES_STM32F0) || defined(SOC_SERIES_STM32F1) || defined(SOC_SERIES_STM32L0) \
  19. || defined(SOC_SERIES_STM32L4) || defined(SOC_SERIES_STM32WL) || defined(SOC_SERIES_STM32G0) || defined(SOC_SERIES_STM32G4) || defined(SOC_SERIES_STM32WB)|| defined(SOC_SERIES_STM32F3)
  20. #define DMA_INSTANCE_TYPE DMA_Channel_TypeDef
  21. #elif defined(SOC_SERIES_STM32F2) || defined(SOC_SERIES_STM32F4) || defined(SOC_SERIES_STM32F7)\
  22. || defined(SOC_SERIES_STM32H7) || defined(SOC_SERIES_STM32MP1)
  23. #define DMA_INSTANCE_TYPE DMA_Stream_TypeDef
  24. #endif /* defined(SOC_SERIES_STM32F1) || defined(SOC_SERIES_STM32L4) || defined(SOC_SERIES_STM32WL) */
  25. struct dma_config {
  26. DMA_INSTANCE_TYPE *Instance;
  27. rt_uint32_t dma_rcc;
  28. IRQn_Type dma_irq;
  29. #if defined(SOC_SERIES_STM32F2) || defined(SOC_SERIES_STM32F4) || defined(SOC_SERIES_STM32F7)|| defined(SOC_SERIES_STM32F3)
  30. rt_uint32_t channel;
  31. #endif
  32. #if defined(SOC_SERIES_STM32L4) || defined(SOC_SERIES_STM32WL) || defined(SOC_SERIES_STM32G0) || defined(SOC_SERIES_STM32G4)\
  33. || defined(SOC_SERIES_STM32H7) || defined(SOC_SERIES_STM32MP1) || defined(SOC_SERIES_STM32WB)
  34. rt_uint32_t request;
  35. #endif
  36. };
  37. #ifdef __cplusplus
  38. }
  39. #endif
  40. #endif /*__DRV_DMA_H_ */