drv_hwtimer.c 13 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557
  1. /*
  2. * Copyright (c) 2006-2018, RT-Thread Development Team
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. *
  6. * Change Logs:
  7. * Date Author Notes
  8. * 2018-12-10 zylx first version
  9. * 2020-06-16 thread-liu Porting for stm32mp1
  10. */
  11. #include <board.h>
  12. #ifdef BSP_USING_TIM
  13. #include "drv_config.h"
  14. //#define DRV_DEBUG
  15. #define LOG_TAG "drv.hwtimer"
  16. #include <drv_log.h>
  17. #ifdef RT_USING_HWTIMER
  18. enum
  19. {
  20. #ifdef BSP_USING_TIM1
  21. TIM1_INDEX,
  22. #endif
  23. #ifdef BSP_USING_TIM2
  24. TIM2_INDEX,
  25. #endif
  26. #ifdef BSP_USING_TIM3
  27. TIM3_INDEX,
  28. #endif
  29. #ifdef BSP_USING_TIM4
  30. TIM4_INDEX,
  31. #endif
  32. #ifdef BSP_USING_TIM5
  33. TIM5_INDEX,
  34. #endif
  35. #ifdef BSP_USING_TIM6
  36. TIM6_INDEX,
  37. #endif
  38. #ifdef BSP_USING_TIM7
  39. TIM7_INDEX,
  40. #endif
  41. #ifdef BSP_USING_TIM8
  42. TIM8_INDEX,
  43. #endif
  44. #ifdef BSP_USING_TIM9
  45. TIM9_INDEX,
  46. #endif
  47. #ifdef BSP_USING_TIM10
  48. TIM10_INDEX,
  49. #endif
  50. #ifdef BSP_USING_TIM11
  51. TIM11_INDEX,
  52. #endif
  53. #ifdef BSP_USING_TIM12
  54. TIM12_INDEX,
  55. #endif
  56. #ifdef BSP_USING_TIM13
  57. TIM13_INDEX,
  58. #endif
  59. #ifdef BSP_USING_TIM14
  60. TIM14_INDEX,
  61. #endif
  62. #ifdef BSP_USING_TIM15
  63. TIM15_INDEX,
  64. #endif
  65. #ifdef BSP_USING_TIM16
  66. TIM16_INDEX,
  67. #endif
  68. #ifdef BSP_USING_TIM17
  69. TIM17_INDEX,
  70. #endif
  71. };
  72. struct stm32_hwtimer
  73. {
  74. rt_hwtimer_t time_device;
  75. TIM_HandleTypeDef tim_handle;
  76. IRQn_Type tim_irqn;
  77. char *name;
  78. };
  79. static struct stm32_hwtimer stm32_hwtimer_obj[] =
  80. {
  81. #ifdef BSP_USING_TIM1
  82. TIM1_CONFIG,
  83. #endif
  84. #ifdef BSP_USING_TIM2
  85. TIM2_CONFIG,
  86. #endif
  87. #ifdef BSP_USING_TIM3
  88. TIM3_CONFIG,
  89. #endif
  90. #ifdef BSP_USING_TIM4
  91. TIM4_CONFIG,
  92. #endif
  93. #ifdef BSP_USING_TIM5
  94. TIM5_CONFIG,
  95. #endif
  96. #ifdef BSP_USING_TIM6
  97. TIM6_CONFIG,
  98. #endif
  99. #ifdef BSP_USING_TIM7
  100. TIM7_CONFIG,
  101. #endif
  102. #ifdef BSP_USING_TIM8
  103. TIM8_CONFIG,
  104. #endif
  105. #ifdef BSP_USING_TIM9
  106. TIM9_CONFIG,
  107. #endif
  108. #ifdef BSP_USING_TIM10
  109. TIM10_CONFIG,
  110. #endif
  111. #ifdef BSP_USING_TIM11
  112. TIM11_CONFIG,
  113. #endif
  114. #ifdef BSP_USING_TIM12
  115. TIM12_CONFIG,
  116. #endif
  117. #ifdef BSP_USING_TIM13
  118. TIM13_CONFIG,
  119. #endif
  120. #ifdef BSP_USING_TIM14
  121. TIM14_CONFIG,
  122. #endif
  123. #ifdef BSP_USING_TIM15
  124. TIM15_CONFIG,
  125. #endif
  126. #ifdef BSP_USING_TIM16
  127. TIM16_CONFIG,
  128. #endif
  129. #ifdef BSP_USING_TIM17
  130. TIM17_CONFIG,
  131. #endif
  132. };
  133. static void timer_init(struct rt_hwtimer_device *timer, rt_uint32_t state)
  134. {
  135. uint32_t prescaler_value = 0;
  136. TIM_HandleTypeDef *tim = RT_NULL;
  137. struct stm32_hwtimer *tim_device = RT_NULL;
  138. RT_ASSERT(timer != RT_NULL);
  139. if (state)
  140. {
  141. tim = (TIM_HandleTypeDef *)timer->parent.user_data;
  142. tim_device = (struct stm32_hwtimer *)timer;
  143. /* time init */
  144. #if defined(SOC_SERIES_STM32F2) || defined(SOC_SERIES_STM32F4) || defined(SOC_SERIES_STM32F7)
  145. if (tim->Instance == TIM9 || tim->Instance == TIM10 || tim->Instance == TIM11)
  146. #elif defined(SOC_SERIES_STM32L4)
  147. if (tim->Instance == TIM15 || tim->Instance == TIM16 || tim->Instance == TIM17)
  148. #elif defined(SOC_SERIES_STM32MP1)
  149. if(tim->Instance == TIM14 || tim->Instance == TIM16 || tim->Instance == TIM17)
  150. #elif defined(SOC_SERIES_STM32F1) || defined(SOC_SERIES_STM32F0) || defined(SOC_SERIES_STM32G0)
  151. if (0)
  152. #endif
  153. {
  154. #if !defined(SOC_SERIES_STM32F0) && !defined(SOC_SERIES_STM32G0)
  155. prescaler_value = (uint32_t)(HAL_RCC_GetPCLK2Freq() * 2 / 10000) - 1;
  156. #endif
  157. }
  158. else
  159. {
  160. prescaler_value = (uint32_t)(HAL_RCC_GetPCLK1Freq() * 2 / 10000) - 1;
  161. }
  162. tim->Init.Period = 10000 - 1;
  163. tim->Init.Prescaler = prescaler_value;
  164. tim->Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  165. if (timer->info->cntmode == HWTIMER_CNTMODE_UP)
  166. {
  167. tim->Init.CounterMode = TIM_COUNTERMODE_UP;
  168. }
  169. else
  170. {
  171. tim->Init.CounterMode = TIM_COUNTERMODE_DOWN;
  172. }
  173. tim->Init.RepetitionCounter = 0;
  174. #if defined(SOC_SERIES_STM32F1) || defined(SOC_SERIES_STM32L4) || defined(SOC_SERIES_STM32F0) || defined(SOC_SERIES_STM32G0) || defined(SOC_SERIES_STM32MP1)
  175. tim->Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  176. #endif
  177. if (HAL_TIM_Base_Init(tim) != HAL_OK)
  178. {
  179. LOG_E("%s init failed", tim_device->name);
  180. return;
  181. }
  182. else
  183. {
  184. /* set the TIMx priority */
  185. HAL_NVIC_SetPriority(tim_device->tim_irqn, 3, 0);
  186. /* enable the TIMx global Interrupt */
  187. HAL_NVIC_EnableIRQ(tim_device->tim_irqn);
  188. /* clear update flag */
  189. __HAL_TIM_CLEAR_FLAG(tim, TIM_FLAG_UPDATE);
  190. /* enable update request source */
  191. __HAL_TIM_URS_ENABLE(tim);
  192. LOG_D("%s init success", tim_device->name);
  193. }
  194. }
  195. }
  196. static rt_err_t timer_start(rt_hwtimer_t *timer, rt_uint32_t t, rt_hwtimer_mode_t opmode)
  197. {
  198. rt_err_t result = RT_EOK;
  199. TIM_HandleTypeDef *tim = RT_NULL;
  200. RT_ASSERT(timer != RT_NULL);
  201. tim = (TIM_HandleTypeDef *)timer->parent.user_data;
  202. /* set tim cnt */
  203. __HAL_TIM_SET_COUNTER(tim, 0);
  204. /* set tim arr */
  205. __HAL_TIM_SET_AUTORELOAD(tim, t - 1);
  206. if (opmode == HWTIMER_MODE_ONESHOT)
  207. {
  208. /* set timer to single mode */
  209. tim->Instance->CR1 |= TIM_OPMODE_SINGLE;
  210. }
  211. else
  212. {
  213. tim->Instance->CR1 &= (~TIM_OPMODE_SINGLE);
  214. }
  215. /* start timer */
  216. if (HAL_TIM_Base_Start_IT(tim) != HAL_OK)
  217. {
  218. LOG_E("TIM start failed");
  219. result = -RT_ERROR;
  220. }
  221. return result;
  222. }
  223. static void timer_stop(rt_hwtimer_t *timer)
  224. {
  225. TIM_HandleTypeDef *tim = RT_NULL;
  226. RT_ASSERT(timer != RT_NULL);
  227. tim = (TIM_HandleTypeDef *)timer->parent.user_data;
  228. /* stop timer */
  229. HAL_TIM_Base_Stop_IT(tim);
  230. /* set tim cnt */
  231. __HAL_TIM_SET_COUNTER(tim, 0);
  232. }
  233. static rt_err_t timer_ctrl(rt_hwtimer_t *timer, rt_uint32_t cmd, void *arg)
  234. {
  235. TIM_HandleTypeDef *tim = RT_NULL;
  236. rt_err_t result = RT_EOK;
  237. RT_ASSERT(timer != RT_NULL);
  238. RT_ASSERT(arg != RT_NULL);
  239. tim = (TIM_HandleTypeDef *)timer->parent.user_data;
  240. switch (cmd)
  241. {
  242. case HWTIMER_CTRL_FREQ_SET:
  243. {
  244. rt_uint32_t freq;
  245. rt_uint16_t val;
  246. /* set timer frequence */
  247. freq = *((rt_uint32_t *)arg);
  248. #if defined(SOC_SERIES_STM32F2) || defined(SOC_SERIES_STM32F4) || defined(SOC_SERIES_STM32F7)
  249. if (tim->Instance == TIM9 || tim->Instance == TIM10 || tim->Instance == TIM11)
  250. #elif defined(SOC_SERIES_STM32L4)
  251. if (tim->Instance == TIM15 || tim->Instance == TIM16 || tim->Instance == TIM17)
  252. #elif defined(SOC_SERIES_STM32MP1)
  253. if(tim->Instance == TIM14 || tim->Instance == TIM16 || tim->Instance == TIM17)
  254. #elif defined(SOC_SERIES_STM32F1) || defined(SOC_SERIES_STM32F0) || defined(SOC_SERIES_STM32G0)
  255. if (0)
  256. #endif
  257. {
  258. #if defined(SOC_SERIES_STM32L4)
  259. val = HAL_RCC_GetPCLK2Freq() / freq;
  260. #elif defined(SOC_SERIES_STM32F1) || defined(SOC_SERIES_STM32F2) || defined(SOC_SERIES_STM32F4) || defined(SOC_SERIES_STM32F7) || defined(SOC_SERIES_STM32MP1)
  261. val = HAL_RCC_GetPCLK2Freq() * 2 / freq;
  262. #endif
  263. }
  264. else
  265. {
  266. #if defined(SOC_SERIES_STM32F1) || defined(SOC_SERIES_STM32F2) || defined(SOC_SERIES_STM32F4) || defined(SOC_SERIES_STM32F7) || defined(SOC_SERIES_STM32MP1)
  267. val = HAL_RCC_GetPCLK1Freq() * 2 / freq;
  268. #elif defined(SOC_SERIES_STM32F0) || defined(SOC_SERIES_STM32G0)
  269. val = HAL_RCC_GetPCLK1Freq() / freq;
  270. #endif
  271. }
  272. __HAL_TIM_SET_PRESCALER(tim, val - 1);
  273. /* Update frequency value */
  274. tim->Instance->EGR |= TIM_EVENTSOURCE_UPDATE;
  275. }
  276. break;
  277. default:
  278. {
  279. result = -RT_ENOSYS;
  280. }
  281. break;
  282. }
  283. return result;
  284. }
  285. static rt_uint32_t timer_counter_get(rt_hwtimer_t *timer)
  286. {
  287. TIM_HandleTypeDef *tim = RT_NULL;
  288. RT_ASSERT(timer != RT_NULL);
  289. tim = (TIM_HandleTypeDef *)timer->parent.user_data;
  290. return tim->Instance->CNT;
  291. }
  292. static const struct rt_hwtimer_info _info = TIM_DEV_INFO_CONFIG;
  293. static const struct rt_hwtimer_ops _ops =
  294. {
  295. .init = timer_init,
  296. .start = timer_start,
  297. .stop = timer_stop,
  298. .count_get = timer_counter_get,
  299. .control = timer_ctrl,
  300. };
  301. #ifdef BSP_USING_TIM2
  302. void TIM2_IRQHandler(void)
  303. {
  304. /* enter interrupt */
  305. rt_interrupt_enter();
  306. HAL_TIM_IRQHandler(&stm32_hwtimer_obj[TIM2_INDEX].tim_handle);
  307. /* leave interrupt */
  308. rt_interrupt_leave();
  309. }
  310. #endif
  311. #ifdef BSP_USING_TIM3
  312. void TIM3_IRQHandler(void)
  313. {
  314. /* enter interrupt */
  315. rt_interrupt_enter();
  316. HAL_TIM_IRQHandler(&stm32_hwtimer_obj[TIM3_INDEX].tim_handle);
  317. /* leave interrupt */
  318. rt_interrupt_leave();
  319. }
  320. #endif
  321. #ifdef BSP_USING_TIM4
  322. void TIM4_IRQHandler(void)
  323. {
  324. /* enter interrupt */
  325. rt_interrupt_enter();
  326. HAL_TIM_IRQHandler(&stm32_hwtimer_obj[TIM4_INDEX].tim_handle);
  327. /* leave interrupt */
  328. rt_interrupt_leave();
  329. }
  330. #endif
  331. #ifdef BSP_USING_TIM5
  332. void TIM5_IRQHandler(void)
  333. {
  334. /* enter interrupt */
  335. rt_interrupt_enter();
  336. HAL_TIM_IRQHandler(&stm32_hwtimer_obj[TIM5_INDEX].tim_handle);
  337. /* leave interrupt */
  338. rt_interrupt_leave();
  339. }
  340. #endif
  341. #ifdef BSP_USING_TIM11
  342. void TIM1_TRG_COM_TIM11_IRQHandler(void)
  343. {
  344. /* enter interrupt */
  345. rt_interrupt_enter();
  346. HAL_TIM_IRQHandler(&stm32_hwtimer_obj[TIM11_INDEX].tim_handle);
  347. /* leave interrupt */
  348. rt_interrupt_leave();
  349. }
  350. #endif
  351. #ifdef BSP_USING_TIM13
  352. void TIM8_UP_TIM13_IRQHandler(void)
  353. {
  354. /* enter interrupt */
  355. rt_interrupt_enter();
  356. HAL_TIM_IRQHandler(&stm32_hwtimer_obj[TIM13_INDEX].tim_handle);
  357. /* leave interrupt */
  358. rt_interrupt_leave();
  359. }
  360. #endif
  361. #ifdef BSP_USING_TIM14
  362. #if defined(SOC_SERIES_STM32F4) || defined(SOC_SERIES_STM32F7)
  363. void TIM8_TRG_COM_TIM14_IRQHandler(void)
  364. #elif defined(SOC_SERIES_STM32F0) || defined(SOC_SERIES_STM32MP1)
  365. void TIM14_IRQHandler(void)
  366. #endif
  367. {
  368. /* enter interrupt */
  369. rt_interrupt_enter();
  370. HAL_TIM_IRQHandler(&stm32_hwtimer_obj[TIM14_INDEX].tim_handle);
  371. /* leave interrupt */
  372. rt_interrupt_leave();
  373. }
  374. #endif
  375. #ifdef BSP_USING_TIM15
  376. void TIM1_BRK_TIM15_IRQHandler(void)
  377. {
  378. /* enter interrupt */
  379. rt_interrupt_enter();
  380. HAL_TIM_IRQHandler(&stm32_hwtimer_obj[TIM15_INDEX].tim_handle);
  381. /* leave interrupt */
  382. rt_interrupt_leave();
  383. }
  384. #endif
  385. #ifdef BSP_USING_TIM16
  386. #if defined(SOC_SERIES_STM32L4)
  387. void TIM1_UP_TIM16_IRQHandler(void)
  388. #elif defined(SOC_SERIES_STM32F0) || defined(SOC_SERIES_STM32MP1)
  389. void TIM16_IRQHandler(void)
  390. #endif
  391. {
  392. /* enter interrupt */
  393. rt_interrupt_enter();
  394. HAL_TIM_IRQHandler(&stm32_hwtimer_obj[TIM16_INDEX].tim_handle);
  395. /* leave interrupt */
  396. rt_interrupt_leave();
  397. }
  398. #endif
  399. #ifdef BSP_USING_TIM17
  400. #if defined(SOC_SERIES_STM32L4)
  401. void TIM1_TRG_COM_TIM17_IRQHandler(void)
  402. #elif defined(SOC_SERIES_STM32F0) || defined(SOC_SERIES_STM32MP1)
  403. void TIM17_IRQHandler(void)
  404. #endif
  405. {
  406. /* enter interrupt */
  407. rt_interrupt_enter();
  408. HAL_TIM_IRQHandler(&stm32_hwtimer_obj[TIM17_INDEX].tim_handle);
  409. /* leave interrupt */
  410. rt_interrupt_leave();
  411. }
  412. #endif
  413. void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
  414. {
  415. #ifdef BSP_USING_TIM2
  416. if (htim->Instance == TIM2)
  417. {
  418. rt_device_hwtimer_isr(&stm32_hwtimer_obj[TIM2_INDEX].time_device);
  419. }
  420. #endif
  421. #ifdef BSP_USING_TIM3
  422. if (htim->Instance == TIM3)
  423. {
  424. rt_device_hwtimer_isr(&stm32_hwtimer_obj[TIM3_INDEX].time_device);
  425. }
  426. #endif
  427. #ifdef BSP_USING_TIM4
  428. if (htim->Instance == TIM4)
  429. {
  430. rt_device_hwtimer_isr(&stm32_hwtimer_obj[TIM4_INDEX].time_device);
  431. }
  432. #endif
  433. #ifdef BSP_USING_TIM5
  434. if (htim->Instance == TIM5)
  435. {
  436. rt_device_hwtimer_isr(&stm32_hwtimer_obj[TIM5_INDEX].time_device);
  437. }
  438. #endif
  439. #ifdef BSP_USING_TIM11
  440. if (htim->Instance == TIM11)
  441. {
  442. rt_device_hwtimer_isr(&stm32_hwtimer_obj[TIM11_INDEX].time_device);
  443. }
  444. #endif
  445. #ifdef BSP_USING_TIM13
  446. if (htim->Instance == TIM13)
  447. {
  448. rt_device_hwtimer_isr(&stm32_hwtimer_obj[TIM13_INDEX].time_device);
  449. }
  450. #endif
  451. #ifdef BSP_USING_TIM14
  452. if (htim->Instance == TIM14)
  453. {
  454. rt_device_hwtimer_isr(&stm32_hwtimer_obj[TIM14_INDEX].time_device);
  455. }
  456. #endif
  457. #ifdef BSP_USING_TIM15
  458. if (htim->Instance == TIM15)
  459. {
  460. rt_device_hwtimer_isr(&stm32_hwtimer_obj[TIM15_INDEX].time_device);
  461. }
  462. #endif
  463. #ifdef BSP_USING_TIM16
  464. if (htim->Instance == TIM16)
  465. {
  466. rt_device_hwtimer_isr(&stm32_hwtimer_obj[TIM16_INDEX].time_device);
  467. }
  468. #endif
  469. #ifdef BSP_USING_TIM17
  470. if (htim->Instance == TIM17)
  471. {
  472. rt_device_hwtimer_isr(&stm32_hwtimer_obj[TIM17_INDEX].time_device);
  473. }
  474. #endif
  475. }
  476. static int stm32_hwtimer_init(void)
  477. {
  478. int i = 0;
  479. int result = RT_EOK;
  480. for (i = 0; i < sizeof(stm32_hwtimer_obj) / sizeof(stm32_hwtimer_obj[0]); i++)
  481. {
  482. stm32_hwtimer_obj[i].time_device.info = &_info;
  483. stm32_hwtimer_obj[i].time_device.ops = &_ops;
  484. if (rt_device_hwtimer_register(&stm32_hwtimer_obj[i].time_device, stm32_hwtimer_obj[i].name, &stm32_hwtimer_obj[i].tim_handle) == RT_EOK)
  485. {
  486. LOG_D("%s register success", stm32_hwtimer_obj[i].name);
  487. }
  488. else
  489. {
  490. LOG_E("%s register failed", stm32_hwtimer_obj[i].name);
  491. result = -RT_ERROR;
  492. }
  493. }
  494. return result;
  495. }
  496. INIT_BOARD_EXPORT(stm32_hwtimer_init);
  497. #endif /* RT_USING_HWTIMER */
  498. #endif /* BSP_USING_TIM */