uart.h 3.2 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697
  1. /*
  2. * Copyright (c) 2006-2021, RT-Thread Development Team
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. *
  6. * Change Logs:
  7. * Date Author Notes
  8. * 2015-04-14 ArdaFu first version
  9. */
  10. #ifndef __UART_H__
  11. #define __UART_H__
  12. #define R_VAL 0
  13. #define R_SET 1
  14. #define R_CLR 2
  15. #define R_TOG 3
  16. typedef struct
  17. {
  18. volatile rt_uint32_t CTRL0[4];
  19. volatile rt_uint32_t CTRL1[4];
  20. volatile rt_uint32_t CTRL2[4];
  21. volatile rt_uint32_t LINECTRL[4];
  22. volatile rt_uint32_t INTR[4];
  23. volatile rt_uint32_t DATA[4];
  24. volatile rt_uint32_t STAT[4];
  25. volatile const rt_uint32_t DEBUG[4];
  26. volatile rt_uint32_t ILPR[4];
  27. volatile rt_uint32_t RS485CTRL[4];
  28. volatile rt_uint32_t RS485ADRMATCH[4];
  29. volatile rt_uint32_t RS485DLY[4];
  30. volatile rt_uint32_t AUTOBAUD[4];
  31. volatile rt_uint32_t CTRL3[4];
  32. volatile rt_uint32_t ISO7816CTRL[4];
  33. volatile rt_uint32_t ISO7816ERRCNT[4];
  34. volatile rt_uint32_t ISO7816STATUS[4];
  35. } HW_USART_TypeDef;
  36. #define USART0 ((HW_USART_TypeDef *)UART0_BASE)
  37. #define USART1 ((HW_USART_TypeDef *)UART1_BASE)
  38. #define USART2 ((HW_USART_TypeDef *)UART2_BASE)
  39. #define USART3 ((HW_USART_TypeDef *)UART3_BASE)
  40. #define USART4 ((HW_USART_TypeDef *)UART4_BASE)
  41. #define USART5 ((HW_USART_TypeDef *)UART5_BASE)
  42. #define USART6 ((HW_USART_TypeDef *)UART6_BASE)
  43. #define USART7 ((HW_USART_TypeDef *)UART7_BASE)
  44. #define USART8 ((HW_USART_TypeDef *)UART8_BASE)
  45. #define USART9 ((HW_USART_TypeDef *)UART9_BASE)
  46. #define ASM_UART_INTR_RXIS (1UL << 4)
  47. #define ASM_UART_INTR_TXIS (1UL << 5)
  48. #define ASM_UART_INTR_RTIS (1UL << 6)
  49. #define ASM_UART_INTR_RXIEN (1UL << 20)
  50. #define ASM_UART_INTR_TXIEN (1UL << 21)
  51. #define ASM_UART_INTR_RTIEN (1UL << 22)
  52. #define UART_BAUD_DIVINT_MASK 0x003FFFC0UL
  53. #define UART_BAUD_DIVFRAC_MASK 0x0000003FUL
  54. #define UART_FIFO_ENABLE 0x00000010UL
  55. #define MAIN_CLOCK_EXT12M 0
  56. #define MAIN_CLOCK_SYSPLL 1
  57. #define UART_INT_FIFO_LV_SEL_MASK 0x00770000UL
  58. #define RXTIMEOUT_ENABLE 0x01000000UL
  59. #define RXTIMEOUT_MASK 0x00FF0000UL
  60. #define ASM_UART_CTRL0_SFTRST (1UL << 31)
  61. #define ASM_UART_CTRL0_CLKGATE (1UL << 30)
  62. #define ASM_UART_CTRL0_RXTO_ENABLE (1UL << 24)
  63. #define ASM_UART_CTRL2_USARTEN (1UL << 0)
  64. #define ASM_UART_CTRL2_TXE (1UL << 8)
  65. #define ASM_UART_CTRL2_RXE (1UL << 9)
  66. #define ASM_UART_LINECTRL_PEN (1UL << 1)
  67. #define ASM_UART_LINECTRL_EPS (1UL << 2)
  68. #define ASM_UART_LINECTRL_STP2 (1UL << 3)
  69. #define ASM_UART_LINECTRL_FEN (1UL << 4)
  70. #define ASM_UART_LINECTRL_WLEN5 (0UL << 5)
  71. #define ASM_UART_LINECTRL_WLEN6 (1UL << 5)
  72. #define ASM_UART_LINECTRL_WLEN7 (2UL << 5)
  73. #define ASM_UART_LINECTRL_WLEN8 (3UL << 5)
  74. #define ASM_UART_LINECTRL_SPS (1UL << 7)
  75. #define ASM_UART_STAT_TXFF (1UL << 25)
  76. #define ASM_UART_STAT_RXFE (1UL << 24)
  77. extern void Hw_UartDisable(HW_USART_TypeDef* uartBase);
  78. extern void Hw_UartEnable(HW_USART_TypeDef* uartBase);
  79. extern void Hw_UartReset(HW_USART_TypeDef* uartBase);
  80. extern void Hw_UartConfig(HW_USART_TypeDef* uartBase, int baudRate,
  81. int dataBits, int stopBits, int parity);
  82. extern void Hw_UartInit(int index);
  83. #endif