Home Explore Help
Register Sign In
lqb
/
rt-thread
mirror of https://gitee.com/rtthread/rt-thread.git
1
0
Fork 0
Files Issues 0 Wiki
Tree: 25d3136d02
Branches Tags
rt-thread
/
bsp
/
at32
/
libraries
/
rt_drivers
/
config
/
f421
/
dma_config.h

dma_config.h 3.0 KB
History Raw

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677 
  1. /*
    2. 

  2.  * Copyright (c) 2006-2021, RT-Thread Development Team
    3. 

  3.  *
    4. 

  4.  * SPDX-License-Identifier: Apache-2.0
    5. 

  5.  *
    6. 

  6.  * Change Logs:
    7. 

  7.  * Date           Author       Notes
    8. 

  8.  * 2023-01-31     shelton      first version
    9. 

  9.  */
    10. 

  10. 

  11. #ifndef __DMA_CONFIG_H__
    12. 

  12. #define __DMA_CONFIG_H__
    13. 

  13. 

  14. #include <rtthread.h>
    15. 

  15. 

  16. #ifdef __cplusplus
    17. 

  17. extern "C" {
    18. 

  18. #endif
    19. 

  19. 

  20. /* DMA1 channel1 */
    21. 

  21. /* DMA1 channel2 */
    22. 

  22. #if defined(BSP_SPI1_RX_USING_DMA) && !defined(SPI1_RX_DMA_CHANNEL)
    23. 

  23. #define SPI1_TX_RX_DMA_IRQHandler       DMA1_Channel3_2_IRQHandler
    24. 

  24. #define SPI1_RX_DMA_CLOCK               CRM_DMA1_PERIPH_CLOCK
    25. 

  25. #define SPI1_RX_DMA_CHANNEL             DMA1_CHANNEL2
    26. 

  26. #define SPI1_RX_DMA_IRQ                 DMA1_Channel3_2_IRQn
    27. 

  27. #elif defined(BSP_UART1_TX_USING_DMA) && !defined(UART1_TX_DMA_CHANNEL)
    28. 

  28. #define UART1_TX_RX_DMA_IRQHandler      DMA1_Channel3_2_IRQHandler
    29. 

  29. #define UART1_TX_DMA_CLOCK              CRM_DMA1_PERIPH_CLOCK
    30. 

  30. #define UART1_TX_DMA_CHANNEL            DMA1_CHANNEL2
    31. 

  31. #define UART1_TX_DMA_IRQ                DMA1_Channel3_2_IRQn
    32. 

  32. #endif
    33. 

  33. 

  34. /* DMA1 channel3 */
    35. 

  35. #if defined(BSP_SPI1_TX_USING_DMA) && !defined(SPI1_TX_DMA_CHANNEL)
    36. 

  36. #define SPI1_TX_RX_DMA_IRQHandler       DMA1_Channel3_2_IRQHandler
    37. 

  37. #define SPI1_TX_DMA_CLOCK               CRM_DMA1_PERIPH_CLOCK
    38. 

  38. #define SPI1_TX_DMA_CHANNEL             DMA1_CHANNEL3
    39. 

  39. #define SPI1_TX_DMA_IRQ                 DMA1_Channel3_2_IRQn
    40. 

  40. #elif defined(BSP_UART1_RX_USING_DMA) && !defined(UART1_RX_DMA_CHANNEL)
    41. 

  41. #define UART1_TX_RX_DMA_IRQHandler      DMA1_Channel3_2_IRQHandler
    42. 

  42. #define UART1_RX_DMA_CLOCK              CRM_DMA1_PERIPH_CLOCK
    43. 

  43. #define UART1_RX_DMA_CHANNEL            DMA1_CHANNEL3
    44. 

  44. #define UART1_RX_DMA_IRQ                DMA1_Channel3_2_IRQn
    45. 

  45. #endif
    46. 

  46. 

  47. /* DMA1 channel4 */
    48. 

  48. #if defined(BSP_SPI2_RX_USING_DMA) && !defined(SPI2_RX_DMA_CHANNEL)
    49. 

  49. #define SPI2_TX_RX_DMA_IRQHandler       DMA1_Channel5_4_IRQHandler
    50. 

  50. #define SPI2_RX_DMA_CLOCK               CRM_DMA1_PERIPH_CLOCK
    51. 

  51. #define SPI2_RX_DMA_CHANNEL             DMA1_CHANNEL4
    52. 

  52. #define SPI2_RX_DMA_IRQ                 DMA1_Channel5_4_IRQn
    53. 

  53. #elif defined(BSP_UART2_TX_USING_DMA) && !defined(UART2_TX_DMA_CHANNEL)
    54. 

  54. #define UART2_TX_RX_DMA_IRQHandler      DMA1_Channel5_4_IRQHandler
    55. 

  55. #define UART2_TX_DMA_CLOCK              CRM_DMA1_PERIPH_CLOCK
    56. 

  56. #define UART2_TX_DMA_CHANNEL            DMA1_CHANNEL4
    57. 

  57. #define UART2_TX_DMA_IRQ                DMA1_Channel5_4_IRQn
    58. 

  58. #endif
    59. 

  59. 

  60. /* DMA1 channel5 */
    61. 

  61. #if defined(BSP_SPI2_TX_USING_DMA) && !defined(SPI2_TX_DMA_CHANNEL)
    62. 

  62. #define SPI2_TX_RX_DMA_IRQHandler       DMA1_Channel5_4_IRQHandler
    63. 

  63. #define SPI2_TX_DMA_CLOCK               CRM_DMA1_PERIPH_CLOCK
    64. 

  64. #define SPI2_TX_DMA_CHANNEL             DMA1_CHANNEL5
    65. 

  65. #define SPI2_TX_DMA_IRQ                 DMA1_Channel5_4_IRQn
    66. 

  66. #elif defined(BSP_UART2_RX_USING_DMA) && !defined(UART2_RX_DMA_CHANNEL)
    67. 

  67. #define UART2_TX_RX_DMA_IRQHandler      DMA1_Channel5_4_IRQHandler
    68. 

  68. #define UART2_RX_DMA_CLOCK              CRM_DMA1_PERIPH_CLOCK
    69. 

  69. #define UART2_RX_DMA_CHANNEL            DMA1_CHANNEL5
    70. 

  70. #define UART2_RX_DMA_IRQ                DMA1_Channel5_4_IRQn
    71. 

  71. #endif
    72. 

  72. 

  73. #ifdef __cplusplus
    74. 

  74. }
    75. 

  75. #endif
    76. 

  76. 

  77. #endif /* __DMA_CONFIG_H__ */
    78.