drv_usart.c 14 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524
  1. /*
  2. * Copyright (c) 2006-2022, RT-Thread Development Team
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. *
  6. * Change Logs:
  7. * Date Author Notes
  8. * 2021-08-20 BruceOu first implementation
  9. */
  10. #include "drv_usart.h"
  11. #ifdef RT_USING_SERIAL
  12. #if !defined(BSP_USING_UART0) && !defined(BSP_USING_UART1) && \
  13. !defined(BSP_USING_UART2) && !defined(BSP_USING_UART3) && \
  14. !defined(BSP_USING_UART4) && !defined(BSP_USING_UART5) && \
  15. !defined(BSP_USING_UART6) && !defined(BSP_USING_UART7)
  16. #error "Please define at least one UARTx"
  17. #endif
  18. #include <rtdevice.h>
  19. static void GD32_UART_IRQHandler(struct rt_serial_device *serial);
  20. #if defined(BSP_USING_UART0)
  21. struct rt_serial_device serial0;
  22. void USART0_IRQHandler(void)
  23. {
  24. /* enter interrupt */
  25. rt_interrupt_enter();
  26. GD32_UART_IRQHandler(&serial0);
  27. /* leave interrupt */
  28. rt_interrupt_leave();
  29. }
  30. #endif /* BSP_USING_UART0 */
  31. #if defined(BSP_USING_UART1)
  32. struct rt_serial_device serial1;
  33. void USART1_IRQHandler(void)
  34. {
  35. /* enter interrupt */
  36. rt_interrupt_enter();
  37. GD32_UART_IRQHandler(&serial1);
  38. /* leave interrupt */
  39. rt_interrupt_leave();
  40. }
  41. #endif /* BSP_USING_UART1 */
  42. #if defined(BSP_USING_UART2)
  43. struct rt_serial_device serial2;
  44. void USART2_IRQHandler(void)
  45. {
  46. /* enter interrupt */
  47. rt_interrupt_enter();
  48. GD32_UART_IRQHandler(&serial2);
  49. /* leave interrupt */
  50. rt_interrupt_leave();
  51. }
  52. #endif /* BSP_USING_UART2 */
  53. #if defined(BSP_USING_UART3)
  54. struct rt_serial_device serial3;
  55. void UART3_IRQHandler(void)
  56. {
  57. /* enter interrupt */
  58. rt_interrupt_enter();
  59. GD32_UART_IRQHandler(&serial3);
  60. /* leave interrupt */
  61. rt_interrupt_leave();
  62. }
  63. #endif /* BSP_USING_UART3 */
  64. #if defined(BSP_USING_UART4)
  65. struct rt_serial_device serial4;
  66. void UART4_IRQHandler(void)
  67. {
  68. /* enter interrupt */
  69. rt_interrupt_enter();
  70. GD32_UART_IRQHandler(&serial4);
  71. /* leave interrupt */
  72. rt_interrupt_leave();
  73. }
  74. #endif /* BSP_USING_UART4 */
  75. #if defined(BSP_USING_UART5)
  76. struct rt_serial_device serial5;
  77. void USART5_IRQHandler(void)
  78. {
  79. /* enter interrupt */
  80. rt_interrupt_enter();
  81. GD32_UART_IRQHandler(&serial5);
  82. /* leave interrupt */
  83. rt_interrupt_leave();
  84. }
  85. #endif /* BSP_USING_UART5 */
  86. #if defined(BSP_USING_UART6)
  87. struct rt_serial_device serial6;
  88. void UART6_IRQHandler(void)
  89. {
  90. /* enter interrupt */
  91. rt_interrupt_enter();
  92. GD32_UART_IRQHandler(&serial6);
  93. /* leave interrupt */
  94. rt_interrupt_leave();
  95. }
  96. #endif /* BSP_USING_UART6 */
  97. #if defined(BSP_USING_UART7)
  98. struct rt_serial_device serial7;
  99. void UART7_IRQHandler(void)
  100. {
  101. /* enter interrupt */
  102. rt_interrupt_enter();
  103. GD32_UART_IRQHandler(&serial7);
  104. /* leave interrupt */
  105. rt_interrupt_leave();
  106. }
  107. #endif /* BSP_USING_UART7 */
  108. static const struct gd32_uart uart_obj[] = {
  109. #ifdef BSP_USING_UART0
  110. {
  111. USART0, // uart peripheral index
  112. USART0_IRQn, // uart iqrn
  113. RCU_USART0, RCU_GPIOA, RCU_GPIOA, // periph clock, tx gpio clock, rt gpio clock
  114. #if defined SOC_SERIES_GD32F4xx
  115. GPIOA, GPIO_AF_7, GPIO_PIN_9, // tx port, tx alternate, tx pin
  116. GPIOA, GPIO_AF_7, GPIO_PIN_10, // rx port, rx alternate, rx pin
  117. #else
  118. GPIOA, GPIO_PIN_9, // tx port, tx pin
  119. GPIOA, GPIO_PIN_10, // rx port, rx pin
  120. #endif
  121. &serial0,
  122. "uart0",
  123. },
  124. #endif
  125. #ifdef BSP_USING_UART1
  126. {
  127. USART1, // uart peripheral index
  128. USART1_IRQn, // uart iqrn
  129. RCU_USART1, RCU_GPIOA, RCU_GPIOA, // periph clock, tx gpio clock, rt gpio clock
  130. #if defined SOC_SERIES_GD32F4xx
  131. GPIOA, GPIO_AF_7, GPIO_PIN_2, // tx port, tx alternate, tx pin
  132. GPIOA, GPIO_AF_7, GPIO_PIN_3, // rx port, rx alternate, rx pin
  133. #else
  134. GPIOA, GPIO_PIN_2, // tx port, tx pin
  135. GPIOA, GPIO_PIN_3, // rx port, rx pin
  136. #endif
  137. &serial1,
  138. "uart1",
  139. },
  140. #endif
  141. #ifdef BSP_USING_UART2
  142. {
  143. USART2, // uart peripheral index
  144. USART2_IRQn, // uart iqrn
  145. RCU_USART2, RCU_GPIOB, RCU_GPIOB, // periph clock, tx gpio clock, rt gpio clock
  146. #if defined SOC_SERIES_GD32F4xx
  147. GPIOB, GPIO_AF_7, GPIO_PIN_10, // tx port, tx alternate, tx pin
  148. GPIOB, GPIO_AF_7, GPIO_PIN_11, // rx port, rx alternate, rx pin
  149. #else
  150. GPIOB, GPIO_PIN_10, // tx port, tx pin
  151. GPIOB, GPIO_PIN_11, // rx port, rx pin
  152. #endif
  153. &serial2,
  154. "uart2",
  155. },
  156. #endif
  157. #ifdef BSP_USING_UART3
  158. {
  159. UART3, // uart peripheral index
  160. UART3_IRQn, // uart iqrn
  161. RCU_UART3, RCU_GPIOC, RCU_GPIOC, // periph clock, tx gpio clock, rt gpio clock
  162. #if defined SOC_SERIES_GD32F4xx
  163. GPIOC, GPIO_AF_8, GPIO_PIN_10, // tx port, tx alternate, tx pin
  164. GPIOC, GPIO_AF_8, GPIO_PIN_11, // rx port, rx alternate, rx pin
  165. #else
  166. GPIOC, GPIO_PIN_10, // tx port, tx pin
  167. GPIOC, GPIO_PIN_11, // rx port, rx pin
  168. #endif
  169. &serial3,
  170. "uart3",
  171. },
  172. #endif
  173. #ifdef BSP_USING_UART4
  174. {
  175. UART4, // uart peripheral index
  176. UART4_IRQn, // uart iqrn
  177. RCU_UART4, RCU_GPIOC, RCU_GPIOD, // periph clock, tx gpio clock, rt gpio clock
  178. #if defined SOC_SERIES_GD32F4xx
  179. GPIOC, GPIO_AF_8, GPIO_PIN_12, // tx port, tx alternate, tx pin
  180. GPIOD, GPIO_AF_8, GPIO_PIN_2, // rx port, rx alternate, rx pin
  181. #else
  182. GPIOC, GPIO_PIN_12, // tx port, tx pin
  183. GPIOD, GPIO_PIN_2, // rx port, rx pin
  184. #endif
  185. &serial4,
  186. "uart4",
  187. },
  188. #endif
  189. #ifdef BSP_USING_UART5
  190. {
  191. USART5, // uart peripheral index
  192. USART5_IRQn, // uart iqrn
  193. RCU_USART5, RCU_GPIOC, RCU_GPIOC, // periph clock, tx gpio clock, rt gpio clock
  194. #if defined SOC_SERIES_GD32F4xx
  195. GPIOC, GPIO_AF_8, GPIO_PIN_6, // tx port, tx alternate, tx pin
  196. GPIOC, GPIO_AF_8, GPIO_PIN_7, // rx port, rx alternate, rx pin
  197. #else
  198. GPIOC, GPIO_PIN_6, // tx port, tx pin
  199. GPIOC, GPIO_PIN_7, // rx port, rx pin
  200. #endif
  201. &serial5,
  202. "uart5",
  203. },
  204. #endif
  205. #ifdef BSP_USING_UART6
  206. {
  207. UART6, // uart peripheral index
  208. UART6_IRQn, // uart iqrn
  209. RCU_UART6, RCU_GPIOE, RCU_GPIOE, // periph clock, tx gpio clock, rt gpio clock
  210. #if defined SOC_SERIES_GD32F4xx
  211. GPIOE, GPIO_AF_8, GPIO_PIN_7, // tx port, tx alternate, tx pin
  212. GPIOE, GPIO_AF_8, GPIO_PIN_8, // rx port, rx alternate, rx pin
  213. #else
  214. GPIOE, GPIO_PIN_7, // tx port, tx pin
  215. GPIOE, GPIO_PIN_8, // rx port, rx pin
  216. #endif
  217. &serial6,
  218. "uart6",
  219. },
  220. #endif
  221. #ifdef BSP_USING_UART7
  222. {
  223. UART7, // uart peripheral index
  224. UART7_IRQn, // uart iqrn
  225. RCU_UART7, RCU_GPIOE, RCU_GPIOE, // periph clock, tx gpio clock, rt gpio clock
  226. #if defined SOC_SERIES_GD32F4xx
  227. GPIOE, GPIO_AF_8, GPIO_PIN_0, // tx port, tx alternate, tx pin
  228. GPIOE, GPIO_AF_8, GPIO_PIN_1, // rx port, rx alternate, rx pin
  229. #else
  230. GPIOE, GPIO_PIN_0, // tx port, tx pin
  231. GPIOE, GPIO_PIN_1, // rx port, rx pin
  232. #endif
  233. &serial7,
  234. "uart7",
  235. },
  236. #endif
  237. };
  238. /**
  239. * @brief UART MSP Initialization
  240. * This function configures the hardware resources used in this example:
  241. * - Peripheral's clock enable
  242. * - Peripheral's GPIO Configuration
  243. * - NVIC configuration for UART interrupt request enable
  244. * @param huart: UART handle pointer
  245. * @retval None
  246. */
  247. void gd32_uart_gpio_init(struct gd32_uart *uart)
  248. {
  249. /* enable USART clock */
  250. rcu_periph_clock_enable(uart->tx_gpio_clk);
  251. rcu_periph_clock_enable(uart->rx_gpio_clk);
  252. rcu_periph_clock_enable(uart->per_clk);
  253. #if defined SOC_SERIES_GD32F4xx
  254. /* connect port to USARTx_Tx */
  255. gpio_af_set(uart->tx_port, uart->tx_af, uart->tx_pin);
  256. /* connect port to USARTx_Rx */
  257. gpio_af_set(uart->rx_port, uart->rx_af, uart->rx_pin);
  258. /* configure USART Tx as alternate function push-pull */
  259. gpio_mode_set(uart->tx_port, GPIO_MODE_AF, GPIO_PUPD_PULLUP, uart->tx_pin);
  260. gpio_output_options_set(uart->tx_port, GPIO_OTYPE_PP, GPIO_OSPEED_50MHZ, uart->tx_pin);
  261. /* configure USART Rx as alternate function push-pull */
  262. gpio_mode_set(uart->rx_port, GPIO_MODE_AF, GPIO_PUPD_PULLUP, uart->rx_pin);
  263. gpio_output_options_set(uart->rx_port, GPIO_OTYPE_PP, GPIO_OSPEED_50MHZ, uart->rx_pin);
  264. #else
  265. /* connect port to USARTx_Tx */
  266. gpio_init(uart->tx_port, GPIO_MODE_AF_PP, GPIO_OSPEED_50MHZ, uart->tx_pin);
  267. /* connect port to USARTx_Rx */
  268. gpio_init(uart->rx_port, GPIO_MODE_IN_FLOATING, GPIO_OSPEED_50MHZ, uart->rx_pin);
  269. #endif
  270. NVIC_SetPriority(uart->irqn, 0);
  271. NVIC_EnableIRQ(uart->irqn);
  272. }
  273. /**
  274. * @brief uart configure
  275. * @param serial, cfg
  276. * @retval None
  277. */
  278. static rt_err_t gd32_uart_configure(struct rt_serial_device *serial, struct serial_configure *cfg)
  279. {
  280. struct gd32_uart *uart;
  281. RT_ASSERT(serial != RT_NULL);
  282. RT_ASSERT(cfg != RT_NULL);
  283. uart = (struct gd32_uart *)serial->parent.user_data;
  284. gd32_uart_gpio_init(uart);
  285. usart_baudrate_set(uart->uart_periph, cfg->baud_rate);
  286. switch (cfg->data_bits)
  287. {
  288. case DATA_BITS_9:
  289. usart_word_length_set(uart->uart_periph, USART_WL_9BIT);
  290. break;
  291. default:
  292. usart_word_length_set(uart->uart_periph, USART_WL_8BIT);
  293. break;
  294. }
  295. switch (cfg->stop_bits)
  296. {
  297. case STOP_BITS_2:
  298. usart_stop_bit_set(uart->uart_periph, USART_STB_2BIT);
  299. break;
  300. default:
  301. usart_stop_bit_set(uart->uart_periph, USART_STB_1BIT);
  302. break;
  303. }
  304. switch (cfg->parity)
  305. {
  306. case PARITY_ODD:
  307. usart_parity_config(uart->uart_periph, USART_PM_ODD);
  308. break;
  309. case PARITY_EVEN:
  310. usart_parity_config(uart->uart_periph, USART_PM_EVEN);
  311. break;
  312. default:
  313. usart_parity_config(uart->uart_periph, USART_PM_NONE);
  314. break;
  315. }
  316. usart_receive_config(uart->uart_periph, USART_RECEIVE_ENABLE);
  317. usart_transmit_config(uart->uart_periph, USART_TRANSMIT_ENABLE);
  318. usart_enable(uart->uart_periph);
  319. return RT_EOK;
  320. }
  321. /**
  322. * @brief uart control
  323. * @param serial, arg
  324. * @retval None
  325. */
  326. static rt_err_t gd32_uart_control(struct rt_serial_device *serial, int cmd, void *arg)
  327. {
  328. struct gd32_uart *uart;
  329. RT_ASSERT(serial != RT_NULL);
  330. uart = (struct gd32_uart *)serial->parent.user_data;
  331. switch (cmd)
  332. {
  333. case RT_DEVICE_CTRL_CLR_INT:
  334. /* disable rx irq */
  335. NVIC_DisableIRQ(uart->irqn);
  336. /* disable interrupt */
  337. usart_interrupt_disable(uart->uart_periph, USART_INT_RBNE);
  338. break;
  339. case RT_DEVICE_CTRL_SET_INT:
  340. /* enable rx irq */
  341. NVIC_EnableIRQ(uart->irqn);
  342. /* enable interrupt */
  343. usart_interrupt_enable(uart->uart_periph, USART_INT_RBNE);
  344. break;
  345. }
  346. return RT_EOK;
  347. }
  348. /**
  349. * @brief uart put char
  350. * @param serial, ch
  351. * @retval None
  352. */
  353. static int gd32_uart_putc(struct rt_serial_device *serial, char ch)
  354. {
  355. struct gd32_uart *uart;
  356. RT_ASSERT(serial != RT_NULL);
  357. uart = (struct gd32_uart *)serial->parent.user_data;
  358. usart_data_transmit(uart->uart_periph, ch);
  359. while((usart_flag_get(uart->uart_periph, USART_FLAG_TBE) == RESET));
  360. return RT_EOK;
  361. }
  362. /**
  363. * @brief uart get char
  364. * @param serial
  365. * @retval None
  366. */
  367. static int gd32_uart_getc(struct rt_serial_device *serial)
  368. {
  369. int ch;
  370. struct gd32_uart *uart;
  371. RT_ASSERT(serial != RT_NULL);
  372. uart = (struct gd32_uart *)serial->parent.user_data;
  373. ch = -1;
  374. if (usart_flag_get(uart->uart_periph, USART_FLAG_RBNE) != RESET)
  375. ch = usart_data_receive(uart->uart_periph);
  376. return ch;
  377. }
  378. /**
  379. * Uart common interrupt process. This need add to uart ISR.
  380. *
  381. * @param serial serial device
  382. */
  383. static void GD32_UART_IRQHandler(struct rt_serial_device *serial)
  384. {
  385. struct gd32_uart *uart = (struct gd32_uart *) serial->parent.user_data;
  386. RT_ASSERT(uart != RT_NULL);
  387. /* UART in mode Receiver -------------------------------------------------*/
  388. if ((usart_interrupt_flag_get(uart->uart_periph, USART_INT_FLAG_RBNE) != RESET) &&
  389. (usart_flag_get(uart->uart_periph, USART_FLAG_RBNE) != RESET))
  390. {
  391. rt_hw_serial_isr(serial, RT_SERIAL_EVENT_RX_IND);
  392. /* Clear RXNE interrupt flag */
  393. usart_flag_clear(uart->uart_periph, USART_FLAG_RBNE);
  394. }
  395. }
  396. static const struct rt_uart_ops gd32_uart_ops =
  397. {
  398. .configure = gd32_uart_configure,
  399. .control = gd32_uart_control,
  400. .putc = gd32_uart_putc,
  401. .getc = gd32_uart_getc,
  402. RT_NULL,
  403. };
  404. /**
  405. * @brief uart init
  406. * @param None
  407. * @retval None
  408. */
  409. int rt_hw_usart_init(void)
  410. {
  411. struct serial_configure config = RT_SERIAL_CONFIG_DEFAULT;
  412. int i;
  413. int result;
  414. for (i = 0; i < sizeof(uart_obj) / sizeof(uart_obj[0]); i++)
  415. {
  416. uart_obj[i].serial->ops = &gd32_uart_ops;
  417. uart_obj[i].serial->config = config;
  418. /* register UART1 device */
  419. result = rt_hw_serial_register(uart_obj[i].serial,
  420. uart_obj[i].device_name,
  421. RT_DEVICE_FLAG_RDWR | RT_DEVICE_FLAG_INT_RX,
  422. (void *)&uart_obj[i]);
  423. RT_ASSERT(result == RT_EOK);
  424. }
  425. return result;
  426. }
  427. INIT_BOARD_EXPORT(rt_hw_usart_init);
  428. #endif