drv_i2c.c 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406
  1. /*
  2. * Copyright (c) 2006-2023, RT-Thread Development Team
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. *
  6. * Email: opensource_embedded@phytium.com.cn
  7. *
  8. * Change Logs:
  9. * Date Author Notes
  10. * 2023-10-23 zhangyan first version
  11. *
  12. */
  13. #include "rtconfig.h"
  14. #include <rtdevice.h>
  15. #define LOG_TAG "i2c_drv"
  16. #include "drv_log.h"
  17. #include "drv_i2c.h"
  18. #include "fi2c.h"
  19. #include "fi2c_hw.h"
  20. #include "fio_mux.h"
  21. #include "fmio_hw.h"
  22. #include "fmio.h"
  23. #include "drivers/i2c.h"
  24. #include "fparameters.h"
  25. #ifdef RT_USING_SMART
  26. #include <ioremap.h>
  27. #endif
  28. #define FI2C_DEFAULT_ID 0
  29. #define I2C_USE_MIO
  30. #if defined(I2C_USE_MIO)
  31. static FMioCtrl mio_handle;
  32. #endif
  33. struct phytium_i2c_bus
  34. {
  35. struct rt_i2c_bus_device device;
  36. FI2c i2c_handle;
  37. struct rt_i2c_msg *msg;
  38. const char *name;
  39. };
  40. #if defined(I2C_USE_CONTROLLER)
  41. static rt_err_t i2c_config(struct phytium_i2c_bus *i2c_bus)
  42. {
  43. RT_ASSERT(i2c_bus);
  44. FI2cConfig input_cfg;
  45. const FI2cConfig *config_p = NULL;
  46. FI2c *instance_p = &i2c_bus->i2c_handle;
  47. FError ret = FI2C_SUCCESS;
  48. /* Lookup default configs by instance id */
  49. config_p = FI2cLookupConfig(instance_p->config.instance_id);
  50. input_cfg = *config_p;
  51. #ifdef RT_USING_SMART
  52. input_cfg.base_addr = (uintptr)rt_ioremap((void *)input_cfg.base_addr, 0x1000);
  53. #endif
  54. input_cfg.speed_rate = FI2C_SPEED_STANDARD_RATE;
  55. input_cfg.work_mode = FI2C_MASTER;
  56. FI2cDeInitialize(&i2c_bus->i2c_handle);
  57. /* Initialization */
  58. ret = FI2cCfgInitialize(instance_p, &input_cfg);
  59. if (ret != FI2C_SUCCESS)
  60. {
  61. LOG_E("Init master I2c failed, ret: 0x%x", ret);
  62. return -RT_ERROR;
  63. }
  64. return RT_EOK;
  65. }
  66. #endif
  67. #if defined(I2C_USE_MIO)
  68. static rt_err_t i2c_mio_config(struct phytium_i2c_bus *i2c_bus)
  69. {
  70. RT_ASSERT(i2c_bus);
  71. FI2cConfig input_cfg;
  72. const FI2cConfig *config_p = NULL;
  73. FI2c *instance_p = &i2c_bus->i2c_handle;
  74. FError ret = FI2C_SUCCESS;
  75. mio_handle.config = *FMioLookupConfig(instance_p->config.instance_id);
  76. #ifdef RT_USING_SMART
  77. mio_handle.config.func_base_addr = (uintptr)rt_ioremap((void *)mio_handle.config.func_base_addr, 0x1200);
  78. mio_handle.config.mio_base_addr = (uintptr)rt_ioremap((void *)mio_handle.config.mio_base_addr, 0x200);
  79. #endif
  80. ret = FMioFuncInit(&mio_handle, FMIO_FUNC_SET_I2C);
  81. if (ret != FT_SUCCESS)
  82. {
  83. LOG_E("MIO initialize error.");
  84. return -RT_ERROR;
  85. }
  86. FIOPadSetMioMux(instance_p->config.instance_id);
  87. config_p = FI2cLookupConfig(FI2C_DEFAULT_ID);
  88. if (NULL == config_p)
  89. {
  90. LOG_E("Config of mio instance %d non found.", instance_p->config.instance_id);
  91. return -RT_ERROR;
  92. }
  93. input_cfg = *config_p;
  94. input_cfg.instance_id = instance_p->config.instance_id;
  95. input_cfg.base_addr = FMioFuncGetAddress(&mio_handle, FMIO_FUNC_SET_I2C);
  96. input_cfg.irq_num = FMioFuncGetIrqNum(&mio_handle, FMIO_FUNC_SET_I2C);
  97. input_cfg.ref_clk_hz = FMIO_CLK_FREQ_HZ;
  98. input_cfg.speed_rate = FI2C_SPEED_STANDARD_RATE;
  99. ret = FI2cCfgInitialize(&i2c_bus->i2c_handle, &input_cfg);
  100. if (FI2C_SUCCESS != ret)
  101. {
  102. LOG_E("Init mio master failed, ret: 0x%x", ret);
  103. return -RT_ERROR;
  104. }
  105. mio_handle.is_ready = 0;
  106. memset(&mio_handle, 0, sizeof(mio_handle));
  107. return RT_EOK;
  108. }
  109. #endif
  110. static rt_err_t phytium_i2c_set_speed(struct phytium_i2c_bus *i2c_bus, rt_uint32_t speed)
  111. {
  112. RT_ASSERT(i2c_bus);
  113. u32 ret;
  114. uintptr base_addr = i2c_bus->i2c_handle.config.base_addr;
  115. ret = FI2cSetSpeed(base_addr, speed);
  116. if (ret != FI2C_SUCCESS)
  117. {
  118. LOG_E("Set i2c speed failed!\n");
  119. return -RT_ERROR;
  120. }
  121. return RT_EOK;
  122. }
  123. static rt_err_t i2c_bus_control(struct rt_i2c_bus_device *device, int cmd, void *args)
  124. {
  125. RT_ASSERT(device);
  126. struct phytium_i2c_bus *i2c_bus;
  127. i2c_bus = (struct phytium_i2c_bus *)(device);
  128. FI2cConfig *config_p;
  129. switch (cmd)
  130. {
  131. case RT_I2C_DEV_CTRL_CLK:
  132. phytium_i2c_set_speed(i2c_bus, *(rt_uint32_t *)args);
  133. break;
  134. case RT_I2C_DEV_CTRL_10BIT:
  135. config_p = &i2c_bus->i2c_handle.config;
  136. config_p->use_7bit_addr = FALSE;
  137. FI2cCfgInitialize(&i2c_bus->i2c_handle, config_p);
  138. break;
  139. default:
  140. return -RT_EIO;
  141. }
  142. return RT_EOK;
  143. }
  144. static rt_ssize_t i2c_master_xfer(struct rt_i2c_bus_device *device, struct rt_i2c_msg msgs[], rt_uint32_t num)
  145. {
  146. RT_ASSERT(device);
  147. u32 ret;
  148. struct rt_i2c_msg *pmsg;
  149. struct phytium_i2c_bus *i2c_bus;
  150. i2c_bus = (struct phytium_i2c_bus *)(device);
  151. u8 mem_addr = msgs->buf[0];
  152. for (int i = 0; i < num; i++)
  153. {
  154. pmsg = i2c_bus->msg = &msgs[i];
  155. i2c_bus->i2c_handle.config.slave_addr = pmsg->addr;
  156. if (pmsg->flags & RT_I2C_RD)
  157. {
  158. ret = FI2cMasterReadPoll(&i2c_bus->i2c_handle, mem_addr, 1, &pmsg->buf[0], sizeof(pmsg->buf));
  159. if (ret != FI2C_SUCCESS)
  160. {
  161. LOG_E("I2C master read failed!\n");
  162. return -RT_ERROR;
  163. }
  164. }
  165. else
  166. {
  167. ret = FI2cMasterWritePoll(&i2c_bus->i2c_handle, mem_addr, 1, &pmsg->buf[1], sizeof(pmsg->buf) - 1);
  168. if (ret != FI2C_SUCCESS)
  169. {
  170. LOG_E("I2C master write failed!\n");
  171. return -RT_ERROR;
  172. }
  173. }
  174. }
  175. return RT_EOK;
  176. }
  177. static const struct rt_i2c_bus_device_ops _i2c_ops =
  178. {
  179. .master_xfer = i2c_master_xfer,
  180. .slave_xfer = NULL,
  181. .i2c_bus_control = i2c_bus_control
  182. };
  183. #if defined(I2C_USE_CONTROLLER)
  184. static int i2c_controller_init(struct phytium_i2c_bus *i2c_controller_bus)
  185. {
  186. rt_err_t ret = RT_EOK;
  187. ret = i2c_config(i2c_controller_bus);
  188. if (ret != RT_EOK)
  189. {
  190. LOG_E("I2C config failed.\n");
  191. return -RT_ERROR;
  192. }
  193. i2c_controller_bus->device.ops = &_i2c_ops;
  194. ret = rt_i2c_bus_device_register(&i2c_controller_bus->device, i2c_controller_bus->name);
  195. RT_ASSERT(RT_EOK == ret);
  196. LOG_D("I2C bus reg success.\n");
  197. return ret;
  198. }
  199. #endif
  200. #if defined(I2C_USE_MIO)
  201. static int i2c_mio_init(struct phytium_i2c_bus *i2c_mio_bus)
  202. {
  203. rt_err_t ret = RT_EOK;
  204. ret = i2c_mio_config(i2c_mio_bus);
  205. if (ret != RT_EOK)
  206. {
  207. LOG_E("I2C mio config failed.\n");
  208. return -RT_ERROR;
  209. }
  210. i2c_mio_bus->device.ops = &_i2c_ops;
  211. ret = rt_i2c_bus_device_register(&i2c_mio_bus->device, i2c_mio_bus->name);
  212. RT_ASSERT(RT_EOK == ret);
  213. LOG_D("I2C mio bus reg success.\n");
  214. return ret;
  215. }
  216. #endif
  217. #if defined(RT_USING_I2C0)
  218. static struct phytium_i2c_bus i2c_controller0_bus;
  219. #endif
  220. #if defined(RT_USING_I2C1)
  221. static struct phytium_i2c_bus i2c_controller1_bus;
  222. #endif
  223. #if defined(RT_USING_I2C2)
  224. static struct phytium_i2c_bus i2c_controller2_bus;
  225. #endif
  226. #if defined(RT_USING_MIO0)
  227. static struct phytium_i2c_bus i2c_mio0_bus;
  228. #endif
  229. #if defined(RT_USING_MIO1)
  230. static struct phytium_i2c_bus i2c_mio1_bus;
  231. #endif
  232. #if defined(RT_USING_MIO2)
  233. static struct phytium_i2c_bus i2c_mio2_bus;
  234. #endif
  235. #if defined(RT_USING_MIO3)
  236. static struct phytium_i2c_bus i2c_mio3_bus;
  237. #endif
  238. #if defined(RT_USING_MIO4)
  239. static struct phytium_i2c_bus i2c_mio4_bus;
  240. #endif
  241. #if defined(RT_USING_MIO5)
  242. static struct phytium_i2c_bus i2c_mio5_bus;
  243. #endif
  244. #if defined(RT_USING_MIO6)
  245. static struct phytium_i2c_bus i2c_mio6_bus;
  246. #endif
  247. #if defined(RT_USING_MIO7)
  248. static struct phytium_i2c_bus i2c_mio7_bus;
  249. #endif
  250. #if defined(RT_USING_MIO8)
  251. static struct phytium_i2c_bus i2c_mio8_bus;
  252. #endif
  253. #if defined(RT_USING_MIO9)
  254. static struct phytium_i2c_bus i2c_mio9_bus;
  255. #endif
  256. #if defined(RT_USING_MIO10)
  257. static struct phytium_i2c_bus i2c_mio10_bus;
  258. #endif
  259. #if defined(RT_USING_MIO11)
  260. static struct phytium_i2c_bus i2c_mio11_bus;
  261. #endif
  262. #if defined(RT_USING_MIO12)
  263. static struct phytium_i2c_bus i2c_mio12_bus;
  264. #endif
  265. #if defined(RT_USING_MIO13)
  266. static struct phytium_i2c_bus i2c_mio13_bus;
  267. #endif
  268. #if defined(RT_USING_MIO14)
  269. static struct phytium_i2c_bus i2c_mio14_bus;
  270. #endif
  271. #if defined(RT_USING_MIO15)
  272. static struct phytium_i2c_bus i2c_mio15_bus;
  273. #endif
  274. int rt_hw_i2c_init(void)
  275. {
  276. #if defined(RT_USING_I2C0)
  277. i2c_controller0_bus.name = "I2C0";
  278. i2c_controller0_bus.i2c_handle.config.instance_id = FI2C0_ID;
  279. i2c_controller_init(&i2c_controller0_bus);
  280. #endif
  281. #if defined(RT_USING_I2C1)
  282. i2c_controller1_bus.name = "I2C1";
  283. i2c_controller1_bus.i2c_handle.config.instance_id = FI2C1_ID;
  284. i2c_controller_init(&i2c_controller1_bus);
  285. #endif
  286. #if defined(RT_USING_I2C2)
  287. i2c_controller2_bus.name = "I2C2";
  288. i2c_controller2_bus.i2c_handle.config.instance_id = FI2C2_ID;
  289. i2c_controller_init(&i2c_controller2_bus);
  290. #endif
  291. #if defined(RT_USING_MIO0)
  292. i2c_mio0_bus.name = "MIO0";
  293. i2c_mio0_bus.i2c_handle.config.instance_id = FMIO0_ID;
  294. i2c_mio_init(&i2c_mio0_bus);
  295. #endif
  296. #if defined(RT_USING_MIO1)
  297. i2c_mio1_bus.name = "MIO1";
  298. i2c_mio1_bus.i2c_handle.config.instance_id = FMIO1_ID;
  299. i2c_mio_init(&i2c_mio1_bus);
  300. #endif
  301. #if defined(RT_USING_MIO2)
  302. i2c_mio2_bus.name = "MIO2";
  303. i2c_mio2_bus.i2c_handle.config.instance_id = FMIO2_ID;
  304. i2c_mio_init(&i2c_mio2_bus);
  305. #endif
  306. #if defined(RT_USING_MIO3)
  307. i2c_mio3_bus.name = "MIO3";
  308. i2c_mio3_bus.i2c_handle.config.instance_id = FMIO3_ID;
  309. i2c_mio_init(&i2c_mio3_bus);
  310. #endif
  311. #if defined(RT_USING_MIO4)
  312. i2c_mio4_bus.name = "MIO4";
  313. i2c_mio4_bus.i2c_handle.config.instance_id = FMIO4_ID;
  314. i2c_mio_init(&i2c_mio4_bus);
  315. #endif
  316. #if defined(RT_USING_MIO5)
  317. i2c_mio5_bus.name = "MIO5";
  318. i2c_mio5_bus.i2c_handle.config.instance_id = FMIO5_ID;
  319. i2c_mio_init(&i2c_mio5_bus);
  320. #endif
  321. #if defined(RT_USING_MIO6)
  322. i2c_mio6_bus.name = "MIO6";
  323. i2c_mio6_bus.i2c_handle.config.instance_id = FMIO6_ID;
  324. i2c_mio_init(&i2c_mio6_bus);
  325. #endif
  326. #if defined(RT_USING_MIO7)
  327. i2c_mio7_bus.name = "MIO2";
  328. i2c_mio7_bus.i2c_handle.config.instance_id = FMIO7_ID;
  329. i2c_mio_init(&i2c_mio7_bus);
  330. #endif
  331. #if defined(RT_USING_MIO8)
  332. i2c_mio8_bus.name = "MIO8";
  333. i2c_mio8_bus.i2c_handle.config.instance_id = FMIO8_ID;
  334. i2c_mio_init(&i2c_mio8_bus);
  335. #endif
  336. #if defined(RT_USING_MIO9)
  337. i2c_mio9_bus.name = "MIO9";
  338. i2c_mio9_bus.i2c_handle.config.instance_id = FMIO9_ID;
  339. i2c_mio_init(&i2c_mio9_bus);
  340. #endif
  341. #if defined(RT_USING_MIO10)
  342. i2c_mio10_bus.name = "MIO10";
  343. i2c_mio10_bus.i2c_handle.config.instance_id = FMIO10_ID;
  344. i2c_mio_init(&i2c_mio10_bus);
  345. #endif
  346. #if defined(RT_USING_MIO11)
  347. i2c_mio11_bus.name = "MIO11";
  348. i2c_mio11_bus.i2c_handle.config.instance_id = FMIO11_ID;
  349. i2c_mio_init(&i2c_mio11_bus);
  350. #endif
  351. #if defined(RT_USING_MIO12)
  352. i2c_mio12_bus.name = "MIO12";
  353. i2c_mio12_bus.i2c_handle.config.instance_id = FMIO12_ID;
  354. i2c_mio_init(&i2c_mio12_bus);
  355. #endif
  356. #if defined(RT_USING_MIO13)
  357. i2c_mio13_bus.name = "MIO13";
  358. i2c_mio13_bus.i2c_handle.config.instance_id = FMIO13_ID;
  359. i2c_mio_init(&i2c_mio13_bus);
  360. #endif
  361. #if defined(RT_USING_MIO14)
  362. i2c_mio14_bus.name = "MIO14";
  363. i2c_mio14_bus.i2c_handle.config.instance_id = FMIO14_ID;
  364. i2c_mio_init(&i2c_mio14_bus);
  365. #endif
  366. #if defined(RT_USING_MIO15)
  367. i2c_mio15_bus.name = "MIO15";
  368. i2c_mio15_bus.i2c_handle.config.instance_id = FMIO15_ID;
  369. i2c_mio_init(&i2c_mio15_bus);
  370. #endif
  371. return 0;
  372. }
  373. INIT_DEVICE_EXPORT(rt_hw_i2c_init);