smp_sgi_test.c 2.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106
  1. /*
  2. * Copyright (c) 2006-2021, RT-Thread Development Team
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. *
  6. * Email: opensource_embedded@phytium.com.cn
  7. *
  8. * Change Logs:
  9. * Date Author Notes
  10. * 2024/07/15 zhangyan first commit
  11. */
  12. #include "rtconfig.h"
  13. #ifdef RT_USING_SMP
  14. #include <rtthread.h>
  15. #include <rtdevice.h>
  16. #include <string.h>
  17. #include "fparameters.h"
  18. #include "ftypes.h"
  19. #include "board.h"
  20. #include <rtdbg.h>
  21. #include "interrupt.h"
  22. #include <rtdef.h>
  23. #include "rtatomic.h"
  24. #define RT_TEST_IPI 3
  25. struct rt_thread core_test_thread[RT_CPUS_NR];
  26. static char *core_thread_name[4] =
  27. {
  28. "core0_sgi_test",
  29. "core1_sgi_test",
  30. "core2_sgi_test",
  31. "core3_sgi_test",
  32. };
  33. static rt_uint8_t core_stack[RT_CPUS_NR][4096];
  34. static rt_isr_handler_t smp_test_ipi_handle(int vector, void *param)
  35. {
  36. rt_int32_t cpu_id = rt_hw_cpu_id();
  37. rt_kprintf("smp_test_ipi_handle, cpu_id = %d\n", cpu_id);
  38. }
  39. static void core_thread(void *parameter)
  40. {
  41. rt_base_t level;
  42. rt_int32_t cpu_id = rt_hw_cpu_id();
  43. /* code */
  44. level = rt_cpus_lock();
  45. rt_hw_ipi_handler_install(RT_TEST_IPI, smp_test_ipi_handle);
  46. rt_hw_interrupt_umask(RT_TEST_IPI);
  47. rt_kprintf("core%d, rt_hw_interrupt_umask(RT_TEST_IPI) successfully.\n", cpu_id);
  48. rt_cpus_unlock(level);
  49. }
  50. void demo_core_test(void)
  51. {
  52. rt_ubase_t i;
  53. rt_ubase_t cpu_id = 0;
  54. rt_kprintf("demo_core%d \n", rt_hw_cpu_id());
  55. for (i = 0; i < RT_CPUS_NR; i++)
  56. {
  57. cpu_id = i;
  58. rt_thread_init(&core_test_thread[i],
  59. core_thread_name[i],
  60. core_thread,
  61. RT_NULL,
  62. &core_stack[i],
  63. 2048,
  64. 20,
  65. 32);
  66. rt_thread_control(&core_test_thread[i], RT_THREAD_CTRL_BIND_CPU, (void *)cpu_id);
  67. rt_thread_startup(&core_test_thread[i]);
  68. rt_thread_mdelay(100);
  69. }
  70. }
  71. /* this function will toggle output pin and test intr of input pin */
  72. static void smp_sgi_test_thread(void *parameter)
  73. {
  74. rt_uint32_t cpu_mask = 0;
  75. for (int i = 0; i < RT_CPUS_NR; i++)
  76. {
  77. cpu_mask = (1 << i);
  78. rt_hw_ipi_send(RT_TEST_IPI, cpu_mask);
  79. rt_thread_mdelay(10);
  80. }
  81. }
  82. void smp_sgi_sample(int argc, char *argv[])
  83. {
  84. rt_thread_t thread;
  85. rt_err_t res;
  86. demo_core_test();
  87. rt_thread_mdelay(1000);
  88. thread = rt_thread_create("smp_test_thread", smp_sgi_test_thread, RT_NULL, 4096, 25, 10);
  89. res = rt_thread_startup(thread);
  90. RT_ASSERT(res == RT_EOK);
  91. }
  92. MSH_CMD_EXPORT(smp_sgi_sample, smp toggle sgi sample.);
  93. #endif