core_cm0.c 9.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470
  1. /******************************************************************************
  2. * @file: core_cm0.c
  3. * @purpose: CMSIS Cortex-M0 Core Peripheral Access Layer Source File
  4. * @version: V1.10
  5. * @date: 24. Feb. 2009
  6. *----------------------------------------------------------------------------
  7. *
  8. * Copyright (C) 2009 ARM Limited. All rights reserved.
  9. *
  10. * ARM Limited (ARM) is supplying this software for use with Cortex-Mx
  11. * processor based microcontrollers. This file can be freely distributed
  12. * within development tools that are supporting such ARM based processors.
  13. *
  14. * THIS SOFTWARE IS PROVIDED "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  15. * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  16. * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  17. * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  18. * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  19. *
  20. ******************************************************************************/
  21. #include <stdint.h>
  22. /* define compiler specific symbols */
  23. #if defined ( __CC_ARM )
  24. #define __ASM __asm /*!< asm keyword for armcc */
  25. #define __INLINE __inline /*!< inline keyword for armcc */
  26. #elif defined ( __ICCARM__ )
  27. #define __ASM __asm /*!< asm keyword for iarcc */
  28. #define __INLINE inline /*!< inline keyword for iarcc. Only avaiable in High optimization mode! */
  29. #define __nop __no_operation /*!< no operation intrinsic in iarcc */
  30. #elif defined ( __GNUC__ )
  31. #define __ASM asm /*!< asm keyword for gcc */
  32. #define __INLINE inline /*!< inline keyword for gcc */
  33. #endif
  34. #if defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
  35. /**
  36. * @brief Return the Process Stack Pointer
  37. *
  38. * @param none
  39. * @return uint32_t ProcessStackPointer
  40. *
  41. * Return the actual process stack pointer
  42. */
  43. __ASM uint32_t __get_PSP(void)
  44. {
  45. mrs r0, psp
  46. bx lr
  47. }
  48. /**
  49. * @brief Set the Process Stack Pointer
  50. *
  51. * @param uint32_t Process Stack Pointer
  52. * @return none
  53. *
  54. * Assign the value ProcessStackPointer to the MSP
  55. * (process stack pointer) Cortex processor register
  56. */
  57. __ASM void __set_PSP(uint32_t topOfProcStack)
  58. {
  59. msr psp, r0
  60. bx lr
  61. }
  62. /**
  63. * @brief Return the Main Stack Pointer
  64. *
  65. * @param none
  66. * @return uint32_t Main Stack Pointer
  67. *
  68. * Return the current value of the MSP (main stack pointer)
  69. * Cortex processor register
  70. */
  71. __ASM uint32_t __get_MSP(void)
  72. {
  73. mrs r0, msp
  74. bx lr
  75. }
  76. /**
  77. * @brief Set the Main Stack Pointer
  78. *
  79. * @param uint32_t Main Stack Pointer
  80. * @return none
  81. *
  82. * Assign the value mainStackPointer to the MSP
  83. * (main stack pointer) Cortex processor register
  84. */
  85. __ASM void __set_MSP(uint32_t mainStackPointer)
  86. {
  87. msr msp, r0
  88. bx lr
  89. }
  90. /**
  91. * @brief Reverse byte order in unsigned short value
  92. *
  93. * @param uint16_t value to reverse
  94. * @return uint32_t reversed value
  95. *
  96. * Reverse byte order in unsigned short value
  97. */
  98. __ASM uint32_t __REV16(uint16_t value)
  99. {
  100. rev16 r0, r0
  101. bx lr
  102. }
  103. /**
  104. * @brief Reverse byte order in signed short value with sign extension to integer
  105. *
  106. * @param int16_t value to reverse
  107. * @return int32_t reversed value
  108. *
  109. * Reverse byte order in signed short value with sign extension to integer
  110. */
  111. __ASM int32_t __REVSH(int16_t value)
  112. {
  113. revsh r0, r0
  114. bx lr
  115. }
  116. #if (__ARMCC_VERSION < 400000)
  117. /**
  118. * @brief Return the Priority Mask value
  119. *
  120. * @param none
  121. * @return uint32_t PriMask
  122. *
  123. * Return the state of the priority mask bit from the priority mask
  124. * register
  125. */
  126. __ASM uint32_t __get_PRIMASK(void)
  127. {
  128. mrs r0, primask
  129. bx lr
  130. }
  131. /**
  132. * @brief Set the Priority Mask value
  133. *
  134. * @param uint32_t PriMask
  135. * @return none
  136. *
  137. * Set the priority mask bit in the priority mask register
  138. */
  139. __ASM void __set_PRIMASK(uint32_t priMask)
  140. {
  141. msr primask, r0
  142. bx lr
  143. }
  144. /**
  145. * @brief Return the Control Register value
  146. *
  147. * @param none
  148. * @return uint32_t Control value
  149. *
  150. * Return the content of the control register
  151. */
  152. __ASM uint32_t __get_CONTROL(void)
  153. {
  154. mrs r0, control
  155. bx lr
  156. }
  157. /**
  158. * @brief Set the Control Register value
  159. *
  160. * @param uint32_t Control value
  161. * @return none
  162. *
  163. * Set the control register
  164. */
  165. __ASM void __set_CONTROL(uint32_t control)
  166. {
  167. msr control, r0
  168. bx lr
  169. }
  170. #endif /* __ARMCC_VERSION */
  171. #elif (defined (__ICCARM__)) /*------------------ ICC Compiler -------------------*/
  172. #pragma diag_suppress=Pe940
  173. /**
  174. * @brief Return the Process Stack Pointer
  175. *
  176. * @param none
  177. * @return uint32_t ProcessStackPointer
  178. *
  179. * Return the actual process stack pointer
  180. */
  181. uint32_t __get_PSP(void)
  182. {
  183. __ASM("mrs r0, psp");
  184. __ASM("bx lr");
  185. }
  186. /**
  187. * @brief Set the Process Stack Pointer
  188. *
  189. * @param uint32_t Process Stack Pointer
  190. * @return none
  191. *
  192. * Assign the value ProcessStackPointer to the MSP
  193. * (process stack pointer) Cortex processor register
  194. */
  195. void __set_PSP(uint32_t topOfProcStack)
  196. {
  197. __ASM("msr psp, r0");
  198. __ASM("bx lr");
  199. }
  200. /**
  201. * @brief Return the Main Stack Pointer
  202. *
  203. * @param none
  204. * @return uint32_t Main Stack Pointer
  205. *
  206. * Return the current value of the MSP (main stack pointer)
  207. * Cortex processor register
  208. */
  209. uint32_t __get_MSP(void)
  210. {
  211. __ASM("mrs r0, msp");
  212. __ASM("bx lr");
  213. }
  214. /**
  215. * @brief Set the Main Stack Pointer
  216. *
  217. * @param uint32_t Main Stack Pointer
  218. * @return none
  219. *
  220. * Assign the value mainStackPointer to the MSP
  221. * (main stack pointer) Cortex processor register
  222. */
  223. void __set_MSP(uint32_t topOfMainStack)
  224. {
  225. __ASM("msr msp, r0");
  226. __ASM("bx lr");
  227. }
  228. /**
  229. * @brief Reverse byte order in unsigned short value
  230. *
  231. * @param uint16_t value to reverse
  232. * @return uint32_t reversed value
  233. *
  234. * Reverse byte order in unsigned short value
  235. */
  236. uint32_t __REV16(uint16_t value)
  237. {
  238. __ASM("rev16 r0, r0");
  239. __ASM("bx lr");
  240. }
  241. #pragma diag_default=Pe940
  242. #elif (defined (__GNUC__)) /*------------------ GNU Compiler ---------------------*/
  243. /**
  244. * @brief Return the Process Stack Pointer
  245. *
  246. * @param none
  247. * @return uint32_t ProcessStackPointer
  248. *
  249. * Return the actual process stack pointer
  250. */
  251. uint32_t __get_PSP(void)
  252. {
  253. uint32_t result=0;
  254. __ASM volatile ("MRS %0, psp" : "=r" (result) );
  255. return(result);
  256. }
  257. /**
  258. * @brief Set the Process Stack Pointer
  259. *
  260. * @param uint32_t Process Stack Pointer
  261. * @return none
  262. *
  263. * Assign the value ProcessStackPointer to the MSP
  264. * (process stack pointer) Cortex processor register
  265. */
  266. void __set_PSP(uint32_t topOfProcStack)
  267. {
  268. __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) );
  269. }
  270. /**
  271. * @brief Return the Main Stack Pointer
  272. *
  273. * @param none
  274. * @return uint32_t Main Stack Pointer
  275. *
  276. * Return the current value of the MSP (main stack pointer)
  277. * Cortex processor register
  278. */
  279. uint32_t __get_MSP(void)
  280. {
  281. uint32_t result=0;
  282. __ASM volatile ("MRS %0, msp" : "=r" (result) );
  283. return(result);
  284. }
  285. /**
  286. * @brief Set the Main Stack Pointer
  287. *
  288. * @param uint32_t Main Stack Pointer
  289. * @return none
  290. *
  291. * Assign the value mainStackPointer to the MSP
  292. * (main stack pointer) Cortex processor register
  293. */
  294. void __set_MSP(uint32_t topOfMainStack)
  295. {
  296. __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) );
  297. }
  298. /**
  299. * @brief Return the Priority Mask value
  300. *
  301. * @param none
  302. * @return uint32_t PriMask
  303. *
  304. * Return the state of the priority mask bit from the priority mask
  305. * register
  306. */
  307. uint32_t __get_PRIMASK(void)
  308. {
  309. uint32_t result=0;
  310. __ASM volatile ("MRS %0, primask" : "=r" (result) );
  311. return(result);
  312. }
  313. /**
  314. * @brief Set the Priority Mask value
  315. *
  316. * @param uint32_t PriMask
  317. * @return none
  318. *
  319. * Set the priority mask bit in the priority mask register
  320. */
  321. void __set_PRIMASK(uint32_t priMask)
  322. {
  323. __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
  324. }
  325. /**
  326. * @brief Reverse byte order in integer value
  327. *
  328. * @param uint32_t value to reverse
  329. * @return uint32_t reversed value
  330. *
  331. * Reverse byte order in integer value
  332. */
  333. uint32_t __REV(uint32_t value)
  334. {
  335. uint32_t result=0;
  336. __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
  337. return(result);
  338. }
  339. /**
  340. * @brief Reverse byte order in unsigned short value
  341. *
  342. * @param uint16_t value to reverse
  343. * @return uint32_t reversed value
  344. *
  345. * Reverse byte order in unsigned short value
  346. */
  347. uint32_t __REV16(uint16_t value)
  348. {
  349. uint32_t result=0;
  350. __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
  351. return(result);
  352. }
  353. /**
  354. * @brief Reverse byte order in signed short value with sign extension to integer
  355. *
  356. * @param int32_t value to reverse
  357. * @return int32_t reversed value
  358. *
  359. * Reverse byte order in signed short value with sign extension to integer
  360. */
  361. int32_t __REVSH(int16_t value)
  362. {
  363. uint32_t result=0;
  364. __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
  365. return(result);
  366. }
  367. /**
  368. * @brief Return the Control Register value
  369. *
  370. * @param none
  371. * @return uint32_t Control value
  372. *
  373. * Return the content of the control register
  374. */
  375. uint32_t __get_CONTROL(void)
  376. {
  377. uint32_t result=0;
  378. __ASM volatile ("MRS %0, control" : "=r" (result) );
  379. return(result);
  380. }
  381. /**
  382. * @brief Set the Control Register value
  383. *
  384. * @param uint32_t Control value
  385. * @return none
  386. *
  387. * Set the control register
  388. */
  389. void __set_CONTROL(uint32_t control)
  390. {
  391. __ASM volatile ("MSR control, %0" : : "r" (control) );
  392. }
  393. #endif