Home Explore Help
Register Sign In
lqb
/
rt-thread
mirror of https://gitee.com/rtthread/rt-thread.git
1
0
Fork 0
Files Issues 0 Wiki
Tree: 43e3eed3b9
Branches Tags
rt-thread
/
bsp
/
imx6sx
/
iMX6_Platform_SDK
/
board
/
common
/
buffers.h

buffers.h 3.6 KB
History Raw

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990 
  1. /*
    2. 

  2.  * Copyright (c) 2011-2012, Freescale Semiconductor, Inc.
    3. 

  3.  * All rights reserved.
    4. 

  4.  *
    5. 

  5.  * Redistribution and use in source and binary forms, with or without modification,
    6. 

  6.  * are permitted provided that the following conditions are met:
    7. 

  7.  *
    8. 

  8.  * o Redistributions of source code must retain the above copyright notice, this list
    9. 

  9.  *   of conditions and the following disclaimer.
    10. 

  10.  *
    11. 

  11.  * o Redistributions in binary form must reproduce the above copyright notice, this
    12. 

  12.  *   list of conditions and the following disclaimer in the documentation and/or
    13. 

  13.  *   other materials provided with the distribution.
    14. 

  14.  *
    15. 

  15.  * o Neither the name of Freescale Semiconductor, Inc. nor the names of its
    16. 

  16.  *   contributors may be used to endorse or promote products derived from this
    17. 

  17.  *   software without specific prior written permission.
    18. 

  18.  *
    19. 

  19.  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
    20. 

  20.  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
    21. 

  21.  * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
    22. 

  22.  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
    23. 

  23.  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
    24. 

  24.  * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
    25. 

  25.  * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
    26. 

  26.  * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
    27. 

  27.  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
    28. 

  28.  * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    29. 

  29.  */
    30. 

  30. /*!
    31. 

  31.  * @file buffers.h
    32. 

  32.  * @definitions for ALL buffer memory space regions used by sdk drivers
    33. 

  33.  */
    34. 

  34. 

  35. #define IPU_DEFAULT_WORK_CLOCK 264000000
    36. 

  36. #define IPU_DMA_MEMORY_START	0x40000000
    37. 

  37. #define IPU_DMA_MEMORY_END		0x43FFFFFF
    38. 

  38. 

  39. #define HDMI_AUDIO_BUF_START  0x4fff0000
    40. 

  40. #define HDMI_AUDIO_BUF_END    0x4fff4000
    41. 

  41. 

  42. #define CH23_EBA0 	(IPU_DMA_MEMORY_START + 0x00000000)
    43. 

  43. #define CH23_EBA1 	(IPU_DMA_MEMORY_START + 0x00400000)
    44. 

  44. #define CH27_EBA0 	(IPU_DMA_MEMORY_START + 0x00800000)
    45. 

  45. #define CH27_EBA1 	(IPU_DMA_MEMORY_START + 0x00C00000)
    46. 

  46. #define CH28_EBA0 	(IPU_DMA_MEMORY_START + 0x01000000)
    47. 

  47. #define CH28_EBA1 	(IPU_DMA_MEMORY_START + 0x01400000)
    48. 

  48. #define CH0_EBA0 	(IPU_DMA_MEMORY_START + 0x01800000)
    49. 

  49. #define CH0_EBA1 	(IPU_DMA_MEMORY_START + 0x01C00000)
    50. 

  50. 

  51. /*for dual video playback*/
    52. 

  52. #define IPU1_CH23_EBA0	CH23_EBA0
    53. 

  53. #define IPU1_CH23_EBA1	CH23_EBA1
    54. 

  54. #define IPU2_CH23_EBA0	CH27_EBA0
    55. 

  55. #define IPU2_CH23_EBA1	CH27_EBA1
    56. 

  56. 

  57. // for video playback after resizing&rotation
    58. 

  58. #define CH22_EBA0 	(IPU_DMA_MEMORY_START + 0x01800000)
    59. 

  59. #define CH22_EBA1	(IPU_DMA_MEMORY_START + 0x01C00000)
    60. 

  60. 

  61. #define CH21_EBA0 	(IPU_DMA_MEMORY_START + 0x02000000)
    62. 

  62. #define CH21_EBA1 	(IPU_DMA_MEMORY_START + 0x02400000)
    63. 

  63. #define CH20_EBA0 	(IPU_DMA_MEMORY_START + 0x02800000)
    64. 

  64. #define CH20_EBA1 	(IPU_DMA_MEMORY_START + 0x02C00000)
    65. 

  65. 

  66. /* put the TWO video instance on different CS to
    67. 

  67.    improve the performance.
    68. 

  68.  */
    69. 

  69. #define VPU_WORK_BUFFERS        (0x44100000)
    70. 

  70. #define VIDEO_BUFFERS_START     (0x48000000)
    71. 

  71. #define VIDEO_BUFFERS_END       (0x4FFFFFFF)
    72. 

  72. 

  73. /*OCRAM partition table*/
    74. 

  74. #define VPU_SEC_AXI_START	0x00910000
    75. 

  75. #define VPU_SEC_AXI_END		0x0091FFFF
    76. 

  76. 

  77. /* OCRAM ADMA buffer */
    78. 

  78. #define USDHC_ADMA_BUFFER1 0x00907000
    79. 

  79. #define USDHC_ADMA_BUFFER2 0x00908000
    80. 

  80. #define USDHC_ADMA_BUFFER3 0x00909000
    81. 

  81. #define USDHC_ADMA_BUFFER4 0x0090A000
    82. 

  82. 

  83. // USB buffers
    84. 

  84. #define QH_BUFFER               0x00908000  // internal RAM
    85. 

  85. #define TD_BUFFER               0x00908200  // internal RAM
    86. 

  86. 

  87. #define SATA_PROTOCOL_BUFFER_BASE 0x0090a000
    88. 

  88. #define SATA_PROTOCOL_BUFFER_SIZE 0x1000
    89. 

  89. #define SATA_TRANSFER_BUFFER_BASE 0x0090c000
    90. 

  90.