vectors_gcc.S 3.3 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071
  1. ;/****************************************************************
  2. ;KPIT Cummins Infosystems Ltd, Pune, India. 17-June-2005.
  3. ;
  4. ;This program is distributed in the hope that it will be useful,
  5. ;but WITHOUT ANY WARRANTY; without even the implied warranty of
  6. ;MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
  7. ;
  8. ;*****************************************************************/
  9. ; Fixed Vector Table
  10. .section .vects,"a",@progbits
  11. .type _HardwareVectors, @object
  12. .size _HardwareVectors, 36
  13. _HardwareVectors:
  14. .long 0 ;(Undefined Instruction) Interrupt on UND instruction
  15. .long 0 ;(Overflow) Interrupt on INTO instruction
  16. .long 0 ;(BRK) If the vector contains FF16, program execution starts from the address shown by the vector in the variable vector table
  17. .long 0 ;(Address match)There is an address-matching interrupt enable bit
  18. .long 0 ;Single step (debugger)
  19. .long 0 ;Watchdog timer
  20. .long 0 ;DBC (debugger)
  21. .long 0 ;(NMI)External interrupt by input to NMI pin
  22. .long (_start + 0xFF000000) ; Reset
  23. ; Variable Vector Table
  24. ; .global _rt_hw_uart0_receive_handler
  25. ; .global _rt_hw_timer_handler
  26. .global _VariableVectors
  27. .section .var_vects,"a",@progbits
  28. .type _VariableVectors, @object
  29. .size _VariableVectors, 128
  30. _VariableVectors:
  31. .long _os_context_switch ; Vector 0: BRK
  32. .long 0 ; Vector 1: Reserved
  33. .long 0 ; Vector 2: Reserved
  34. .long 0 ; Vector 3: Reserved
  35. .long 0 ; Vector 4: INT3
  36. .long 0 ; Vector 5: Timer B5
  37. .long 0 ; Vector 6: Timer B4, UART1 Bus Collision Detect
  38. .long 0 ; Vector 7: Timer B3, UART0 Bus Collision Detect
  39. .long 0 ; Vector 8: SI/O4, INT5
  40. .long 0 ; Vector 9: SI/O3, INT4
  41. .long 0 ; Vector 10: UART2 Bus Collision Detect
  42. .long 0 ; Vector 11: DMA0
  43. .long 0 ; Vector 12: DMA1
  44. .long 0 ; Vector 13: Key Input Interrupt
  45. .long 0 ; Vector 14: A/D
  46. .long 0 ; Vector 15: UART2 Transmit, NACK2
  47. .long 0 ; Vector 16: UART2 Receive, ACK2
  48. .long 0 ; Vector 17: UART0 Transmit, NACK0
  49. .long _rt_hw_uart0_receive_handler ; Vector 18: UART0 Receive, ACK0
  50. .long 0 ; Vector 19: UART1 Transmit, NACK1
  51. .long 0 ; Vector 20: UART1 Receive, ACK1
  52. .long 0 ; Vector 21: Timer A0
  53. .long 0 ; Vector 22: Timer A1
  54. .long 0 ; Vector 23: Timer A2
  55. .long 0 ; Vector 24: Timer A3
  56. .long 0 ; Vector 25: Timer A4
  57. .long _rt_hw_timer_handler ; Vector 26: Timer B0
  58. .long 0 ; Vector 27: Timer B1
  59. .long 0 ; Vector 28: Timer B2
  60. .long 0 ; Vector 29:
  61. .long 0 ; Vector 30:
  62. .long 0 ; Vector 31:
  63. .end