reg_stc.h 2.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960
  1. /** @file reg_stc.h
  2. * @brief STC Register Layer Header File
  3. * @date 29.May.2013
  4. * @version 03.05.02
  5. *
  6. * This file contains:
  7. * - Definitions
  8. * - Types
  9. * .
  10. * which are relevant for the System driver.
  11. */
  12. /* (c) Texas Instruments 2009-2013, All rights reserved. */
  13. #ifndef __REG_STC_H__
  14. #define __REG_STC_H__
  15. #include "sys_common.h"
  16. /* USER CODE BEGIN (0) */
  17. /* USER CODE END */
  18. /* Stc Register Frame Definition */
  19. /** @struct stcBase
  20. * @brief STC Base Register Definition
  21. *
  22. * This structure is used to access the STC module registers.
  23. */
  24. /** @typedef stcBASE_t
  25. * @brief STC Register Frame Type Definition
  26. *
  27. * This type is used to access the STC Registers.
  28. */
  29. typedef volatile struct stcBase
  30. {
  31. uint32 STCGCR0; /**< 0x0000: STC Control Register 0 */
  32. uint32 STCGCR1; /**< 0x0004: STC Control Register 1 */
  33. uint32 STCTPR; /**< 0x0008: STC Self-Test Run Timeout Counter Preload Register */
  34. uint32 STCCADDR; /**< 0x000C: STC Self-Test Current ROM Address Register */
  35. uint32 STCCICR; /**< 0x0010: STC Self-Test Current Interval Count Register */
  36. uint32 STCGSTAT; /**< 0x0014: STC Self-Test Global Status Register */
  37. uint32 STCFSTAT; /**< 0x0018: STC Self-Test Fail Status Register */
  38. uint32 CPU1_CURMISR3; /**< 0x001C: STC CPU1 Current MISR Register */
  39. uint32 CPU1_CURMISR2; /**< 0x0020: STC CPU1 Current MISR Register */
  40. uint32 CPU1_CURMISR1; /**< 0x0024: STC CPU1 Current MISR Register */
  41. uint32 CPU1_CURMISR0; /**< 0x0028: STC CPU1 Current MISR Register */
  42. uint32 CPU2_CURMISR3; /**< 0x002C: STC CPU1 Current MISR Register */
  43. uint32 CPU2_CURMISR2; /**< 0x0030: STC CPU1 Current MISR Register */
  44. uint32 CPU2_CURMISR1; /**< 0x0034: STC CPU1 Current MISR Register */
  45. uint32 CPU2_CURMISR0; /**< 0x0038: STC CPU1 Current MISR Register */
  46. uint32 STCSCSCR; /**< 0x003C: STC Signature Compare Self-Check Register */
  47. } stcBASE_t;
  48. #define stcREG ((stcBASE_t *)0xFFFFE600U)
  49. /* USER CODE BEGIN (1) */
  50. /* USER CODE END */
  51. #endif