stm32f4xx_hal_can.h 35 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785
  1. /**
  2. ******************************************************************************
  3. * @file stm32f4xx_hal_can.h
  4. * @author MCD Application Team
  5. * @brief Header file of CAN HAL module.
  6. ******************************************************************************
  7. * @attention
  8. *
  9. * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
  10. *
  11. * Redistribution and use in source and binary forms, with or without modification,
  12. * are permitted provided that the following conditions are met:
  13. * 1. Redistributions of source code must retain the above copyright notice,
  14. * this list of conditions and the following disclaimer.
  15. * 2. Redistributions in binary form must reproduce the above copyright notice,
  16. * this list of conditions and the following disclaimer in the documentation
  17. * and/or other materials provided with the distribution.
  18. * 3. Neither the name of STMicroelectronics nor the names of its contributors
  19. * may be used to endorse or promote products derived from this software
  20. * without specific prior written permission.
  21. *
  22. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  23. * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  24. * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  25. * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  26. * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  27. * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  28. * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  29. * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  30. * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  31. * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  32. *
  33. ******************************************************************************
  34. */
  35. /* Define to prevent recursive inclusion -------------------------------------*/
  36. #ifndef __STM32F4xx_HAL_CAN_H
  37. #define __STM32F4xx_HAL_CAN_H
  38. #ifdef __cplusplus
  39. extern "C" {
  40. #endif
  41. #if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) ||\
  42. defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\
  43. defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||\
  44. defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||\
  45. defined(STM32F423xx)
  46. /* Includes ------------------------------------------------------------------*/
  47. #include "stm32f4xx_hal_def.h"
  48. /** @addtogroup STM32F4xx_HAL_Driver
  49. * @{
  50. */
  51. /** @addtogroup CAN
  52. * @{
  53. */
  54. /* Exported types ------------------------------------------------------------*/
  55. /** @defgroup CAN_Exported_Types CAN Exported Types
  56. * @{
  57. */
  58. /**
  59. * @brief HAL State structures definition
  60. */
  61. typedef enum
  62. {
  63. HAL_CAN_STATE_RESET = 0x00U, /*!< CAN not yet initialized or disabled */
  64. HAL_CAN_STATE_READY = 0x01U, /*!< CAN initialized and ready for use */
  65. HAL_CAN_STATE_BUSY = 0x02U, /*!< CAN process is ongoing */
  66. HAL_CAN_STATE_BUSY_TX = 0x12U, /*!< CAN process is ongoing */
  67. HAL_CAN_STATE_BUSY_RX0 = 0x22U, /*!< CAN process is ongoing */
  68. HAL_CAN_STATE_BUSY_RX1 = 0x32U, /*!< CAN process is ongoing */
  69. HAL_CAN_STATE_BUSY_TX_RX0 = 0x42U, /*!< CAN process is ongoing */
  70. HAL_CAN_STATE_BUSY_TX_RX1 = 0x52U, /*!< CAN process is ongoing */
  71. HAL_CAN_STATE_BUSY_RX0_RX1 = 0x62U, /*!< CAN process is ongoing */
  72. HAL_CAN_STATE_BUSY_TX_RX0_RX1 = 0x72U, /*!< CAN process is ongoing */
  73. HAL_CAN_STATE_TIMEOUT = 0x03U, /*!< CAN in Timeout state */
  74. HAL_CAN_STATE_ERROR = 0x04U /*!< CAN error state */
  75. }HAL_CAN_StateTypeDef;
  76. /**
  77. * @brief CAN init structure definition
  78. */
  79. typedef struct
  80. {
  81. uint32_t Prescaler; /*!< Specifies the length of a time quantum.
  82. This parameter must be a number between Min_Data = 1 and Max_Data = 1024 */
  83. uint32_t Mode; /*!< Specifies the CAN operating mode.
  84. This parameter can be a value of @ref CAN_operating_mode */
  85. uint32_t SJW; /*!< Specifies the maximum number of time quanta
  86. the CAN hardware is allowed to lengthen or
  87. shorten a bit to perform resynchronization.
  88. This parameter can be a value of @ref CAN_synchronisation_jump_width */
  89. uint32_t BS1; /*!< Specifies the number of time quanta in Bit Segment 1.
  90. This parameter can be a value of @ref CAN_time_quantum_in_bit_segment_1 */
  91. uint32_t BS2; /*!< Specifies the number of time quanta in Bit Segment 2.
  92. This parameter can be a value of @ref CAN_time_quantum_in_bit_segment_2 */
  93. uint32_t TTCM; /*!< Enable or disable the time triggered communication mode.
  94. This parameter can be set to ENABLE or DISABLE. */
  95. uint32_t ABOM; /*!< Enable or disable the automatic bus-off management.
  96. This parameter can be set to ENABLE or DISABLE */
  97. uint32_t AWUM; /*!< Enable or disable the automatic wake-up mode.
  98. This parameter can be set to ENABLE or DISABLE */
  99. uint32_t NART; /*!< Enable or disable the non-automatic retransmission mode.
  100. This parameter can be set to ENABLE or DISABLE */
  101. uint32_t RFLM; /*!< Enable or disable the receive FIFO Locked mode.
  102. This parameter can be set to ENABLE or DISABLE */
  103. uint32_t TXFP; /*!< Enable or disable the transmit FIFO priority.
  104. This parameter can be set to ENABLE or DISABLE */
  105. }CAN_InitTypeDef;
  106. /**
  107. * @brief CAN filter configuration structure definition
  108. */
  109. typedef struct
  110. {
  111. uint32_t FilterIdHigh; /*!< Specifies the filter identification number (MSBs for a 32-bit
  112. configuration, first one for a 16-bit configuration).
  113. This parameter must be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF */
  114. uint32_t FilterIdLow; /*!< Specifies the filter identification number (LSBs for a 32-bit
  115. configuration, second one for a 16-bit configuration).
  116. This parameter must be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF */
  117. uint32_t FilterMaskIdHigh; /*!< Specifies the filter mask number or identification number,
  118. according to the mode (MSBs for a 32-bit configuration,
  119. first one for a 16-bit configuration).
  120. This parameter must be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF */
  121. uint32_t FilterMaskIdLow; /*!< Specifies the filter mask number or identification number,
  122. according to the mode (LSBs for a 32-bit configuration,
  123. second one for a 16-bit configuration).
  124. This parameter must be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF */
  125. uint32_t FilterFIFOAssignment; /*!< Specifies the FIFO (0 or 1) which will be assigned to the filter.
  126. This parameter can be a value of @ref CAN_filter_FIFO */
  127. uint32_t FilterNumber; /*!< Specifies the filter which will be initialized.
  128. This parameter must be a number between Min_Data = 0 and Max_Data = 27 */
  129. uint32_t FilterMode; /*!< Specifies the filter mode to be initialized.
  130. This parameter can be a value of @ref CAN_filter_mode */
  131. uint32_t FilterScale; /*!< Specifies the filter scale.
  132. This parameter can be a value of @ref CAN_filter_scale */
  133. uint32_t FilterActivation; /*!< Enable or disable the filter.
  134. This parameter can be set to ENABLE or DISABLE. */
  135. uint32_t BankNumber; /*!< Select the start slave bank filter.
  136. This parameter must be a number between Min_Data = 0 and Max_Data = 28 */
  137. }CAN_FilterConfTypeDef;
  138. /**
  139. * @brief CAN Tx message structure definition
  140. */
  141. typedef struct
  142. {
  143. uint32_t StdId; /*!< Specifies the standard identifier.
  144. This parameter must be a number between Min_Data = 0 and Max_Data = 0x7FF */
  145. uint32_t ExtId; /*!< Specifies the extended identifier.
  146. This parameter must be a number between Min_Data = 0 and Max_Data = 0x1FFFFFFF */
  147. uint32_t IDE; /*!< Specifies the type of identifier for the message that will be transmitted.
  148. This parameter can be a value of @ref CAN_Identifier_Type */
  149. uint32_t RTR; /*!< Specifies the type of frame for the message that will be transmitted.
  150. This parameter can be a value of @ref CAN_remote_transmission_request */
  151. uint32_t DLC; /*!< Specifies the length of the frame that will be transmitted.
  152. This parameter must be a number between Min_Data = 0 and Max_Data = 8 */
  153. uint8_t Data[8]; /*!< Contains the data to be transmitted.
  154. This parameter must be a number between Min_Data = 0 and Max_Data = 0xFF */
  155. }CanTxMsgTypeDef;
  156. /**
  157. * @brief CAN Rx message structure definition
  158. */
  159. typedef struct
  160. {
  161. uint32_t StdId; /*!< Specifies the standard identifier.
  162. This parameter must be a number between Min_Data = 0 and Max_Data = 0x7FF */
  163. uint32_t ExtId; /*!< Specifies the extended identifier.
  164. This parameter must be a number between Min_Data = 0 and Max_Data = 0x1FFFFFFF */
  165. uint32_t IDE; /*!< Specifies the type of identifier for the message that will be received.
  166. This parameter can be a value of @ref CAN_Identifier_Type */
  167. uint32_t RTR; /*!< Specifies the type of frame for the received message.
  168. This parameter can be a value of @ref CAN_remote_transmission_request */
  169. uint32_t DLC; /*!< Specifies the length of the frame that will be received.
  170. This parameter must be a number between Min_Data = 0 and Max_Data = 8 */
  171. uint8_t Data[8]; /*!< Contains the data to be received.
  172. This parameter must be a number between Min_Data = 0 and Max_Data = 0xFF */
  173. uint32_t FMI; /*!< Specifies the index of the filter the message stored in the mailbox passes through.
  174. This parameter must be a number between Min_Data = 0 and Max_Data = 0xFF */
  175. uint32_t FIFONumber; /*!< Specifies the receive FIFO number.
  176. This parameter can be CAN_FIFO0 or CAN_FIFO1 */
  177. }CanRxMsgTypeDef;
  178. /**
  179. * @brief CAN handle Structure definition
  180. */
  181. typedef struct
  182. {
  183. CAN_TypeDef *Instance; /*!< Register base address */
  184. CAN_InitTypeDef Init; /*!< CAN required parameters */
  185. CanTxMsgTypeDef* pTxMsg; /*!< Pointer to transmit structure */
  186. CanRxMsgTypeDef* pRxMsg; /*!< Pointer to reception structure for RX FIFO0 msg */
  187. CanRxMsgTypeDef* pRx1Msg; /*!< Pointer to reception structure for RX FIFO1 msg */
  188. __IO HAL_CAN_StateTypeDef State; /*!< CAN communication state */
  189. HAL_LockTypeDef Lock; /*!< CAN locking object */
  190. __IO uint32_t ErrorCode; /*!< CAN Error code */
  191. }CAN_HandleTypeDef;
  192. /**
  193. * @}
  194. */
  195. /* Exported constants --------------------------------------------------------*/
  196. /** @defgroup CAN_Exported_Constants CAN Exported Constants
  197. * @{
  198. */
  199. /** @defgroup CAN_Error_Code CAN Error Code
  200. * @{
  201. */
  202. #define HAL_CAN_ERROR_NONE 0x00000000U /*!< No error */
  203. #define HAL_CAN_ERROR_EWG 0x00000001U /*!< EWG error */
  204. #define HAL_CAN_ERROR_EPV 0x00000002U /*!< EPV error */
  205. #define HAL_CAN_ERROR_BOF 0x00000004U /*!< BOF error */
  206. #define HAL_CAN_ERROR_STF 0x00000008U /*!< Stuff error */
  207. #define HAL_CAN_ERROR_FOR 0x00000010U /*!< Form error */
  208. #define HAL_CAN_ERROR_ACK 0x00000020U /*!< Acknowledgment error */
  209. #define HAL_CAN_ERROR_BR 0x00000040U /*!< Bit recessive */
  210. #define HAL_CAN_ERROR_BD 0x00000080U /*!< LEC dominant */
  211. #define HAL_CAN_ERROR_CRC 0x00000100U /*!< LEC transfer error */
  212. #define HAL_CAN_ERROR_FOV0 0x00000200U /*!< FIFO0 overrun error */
  213. #define HAL_CAN_ERROR_FOV1 0x00000400U /*!< FIFO1 overrun error */
  214. #define HAL_CAN_ERROR_TXFAIL 0x00000800U /*!< Transmit failure */
  215. /**
  216. * @}
  217. */
  218. /** @defgroup CAN_InitStatus CAN InitStatus
  219. * @{
  220. */
  221. #define CAN_INITSTATUS_FAILED ((uint8_t)0x00) /*!< CAN initialization failed */
  222. #define CAN_INITSTATUS_SUCCESS ((uint8_t)0x01) /*!< CAN initialization OK */
  223. /**
  224. * @}
  225. */
  226. /** @defgroup CAN_operating_mode CAN Operating Mode
  227. * @{
  228. */
  229. #define CAN_MODE_NORMAL 0x00000000U /*!< Normal mode */
  230. #define CAN_MODE_LOOPBACK ((uint32_t)CAN_BTR_LBKM) /*!< Loopback mode */
  231. #define CAN_MODE_SILENT ((uint32_t)CAN_BTR_SILM) /*!< Silent mode */
  232. #define CAN_MODE_SILENT_LOOPBACK ((uint32_t)(CAN_BTR_LBKM | CAN_BTR_SILM)) /*!< Loopback combined with silent mode */
  233. /**
  234. * @}
  235. */
  236. /** @defgroup CAN_synchronisation_jump_width CAN Synchronisation Jump Width
  237. * @{
  238. */
  239. #define CAN_SJW_1TQ 0x00000000U /*!< 1 time quantum */
  240. #define CAN_SJW_2TQ ((uint32_t)CAN_BTR_SJW_0) /*!< 2 time quantum */
  241. #define CAN_SJW_3TQ ((uint32_t)CAN_BTR_SJW_1) /*!< 3 time quantum */
  242. #define CAN_SJW_4TQ ((uint32_t)CAN_BTR_SJW) /*!< 4 time quantum */
  243. /**
  244. * @}
  245. */
  246. /** @defgroup CAN_time_quantum_in_bit_segment_1 CAN Time Quantum in bit segment 1
  247. * @{
  248. */
  249. #define CAN_BS1_1TQ 0x00000000U /*!< 1 time quantum */
  250. #define CAN_BS1_2TQ ((uint32_t)CAN_BTR_TS1_0) /*!< 2 time quantum */
  251. #define CAN_BS1_3TQ ((uint32_t)CAN_BTR_TS1_1) /*!< 3 time quantum */
  252. #define CAN_BS1_4TQ ((uint32_t)(CAN_BTR_TS1_1 | CAN_BTR_TS1_0)) /*!< 4 time quantum */
  253. #define CAN_BS1_5TQ ((uint32_t)CAN_BTR_TS1_2) /*!< 5 time quantum */
  254. #define CAN_BS1_6TQ ((uint32_t)(CAN_BTR_TS1_2 | CAN_BTR_TS1_0)) /*!< 6 time quantum */
  255. #define CAN_BS1_7TQ ((uint32_t)(CAN_BTR_TS1_2 | CAN_BTR_TS1_1)) /*!< 7 time quantum */
  256. #define CAN_BS1_8TQ ((uint32_t)(CAN_BTR_TS1_2 | CAN_BTR_TS1_1 | CAN_BTR_TS1_0)) /*!< 8 time quantum */
  257. #define CAN_BS1_9TQ ((uint32_t)CAN_BTR_TS1_3) /*!< 9 time quantum */
  258. #define CAN_BS1_10TQ ((uint32_t)(CAN_BTR_TS1_3 | CAN_BTR_TS1_0)) /*!< 10 time quantum */
  259. #define CAN_BS1_11TQ ((uint32_t)(CAN_BTR_TS1_3 | CAN_BTR_TS1_1)) /*!< 11 time quantum */
  260. #define CAN_BS1_12TQ ((uint32_t)(CAN_BTR_TS1_3 | CAN_BTR_TS1_1 | CAN_BTR_TS1_0)) /*!< 12 time quantum */
  261. #define CAN_BS1_13TQ ((uint32_t)(CAN_BTR_TS1_3 | CAN_BTR_TS1_2)) /*!< 13 time quantum */
  262. #define CAN_BS1_14TQ ((uint32_t)(CAN_BTR_TS1_3 | CAN_BTR_TS1_2 | CAN_BTR_TS1_0)) /*!< 14 time quantum */
  263. #define CAN_BS1_15TQ ((uint32_t)(CAN_BTR_TS1_3 | CAN_BTR_TS1_2 | CAN_BTR_TS1_1)) /*!< 15 time quantum */
  264. #define CAN_BS1_16TQ ((uint32_t)CAN_BTR_TS1) /*!< 16 time quantum */
  265. /**
  266. * @}
  267. */
  268. /** @defgroup CAN_time_quantum_in_bit_segment_2 CAN Time Quantum in bit segment 2
  269. * @{
  270. */
  271. #define CAN_BS2_1TQ 0x00000000U /*!< 1 time quantum */
  272. #define CAN_BS2_2TQ ((uint32_t)CAN_BTR_TS2_0) /*!< 2 time quantum */
  273. #define CAN_BS2_3TQ ((uint32_t)CAN_BTR_TS2_1) /*!< 3 time quantum */
  274. #define CAN_BS2_4TQ ((uint32_t)(CAN_BTR_TS2_1 | CAN_BTR_TS2_0)) /*!< 4 time quantum */
  275. #define CAN_BS2_5TQ ((uint32_t)CAN_BTR_TS2_2) /*!< 5 time quantum */
  276. #define CAN_BS2_6TQ ((uint32_t)(CAN_BTR_TS2_2 | CAN_BTR_TS2_0)) /*!< 6 time quantum */
  277. #define CAN_BS2_7TQ ((uint32_t)(CAN_BTR_TS2_2 | CAN_BTR_TS2_1)) /*!< 7 time quantum */
  278. #define CAN_BS2_8TQ ((uint32_t)CAN_BTR_TS2) /*!< 8 time quantum */
  279. /**
  280. * @}
  281. */
  282. /** @defgroup CAN_filter_mode CAN Filter Mode
  283. * @{
  284. */
  285. #define CAN_FILTERMODE_IDMASK ((uint8_t)0x00) /*!< Identifier mask mode */
  286. #define CAN_FILTERMODE_IDLIST ((uint8_t)0x01) /*!< Identifier list mode */
  287. /**
  288. * @}
  289. */
  290. /** @defgroup CAN_filter_scale CAN Filter Scale
  291. * @{
  292. */
  293. #define CAN_FILTERSCALE_16BIT ((uint8_t)0x00) /*!< Two 16-bit filters */
  294. #define CAN_FILTERSCALE_32BIT ((uint8_t)0x01) /*!< One 32-bit filter */
  295. /**
  296. * @}
  297. */
  298. /** @defgroup CAN_filter_FIFO CAN Filter FIFO
  299. * @{
  300. */
  301. #define CAN_FILTER_FIFO0 ((uint8_t)0x00) /*!< Filter FIFO 0 assignment for filter x */
  302. #define CAN_FILTER_FIFO1 ((uint8_t)0x01) /*!< Filter FIFO 1 assignment for filter x */
  303. /**
  304. * @}
  305. */
  306. /** @defgroup CAN_Identifier_Type CAN Identifier Type
  307. * @{
  308. */
  309. #define CAN_ID_STD 0x00000000U /*!< Standard Id */
  310. #define CAN_ID_EXT 0x00000004U /*!< Extended Id */
  311. /**
  312. * @}
  313. */
  314. /** @defgroup CAN_remote_transmission_request CAN Remote Transmission Request
  315. * @{
  316. */
  317. #define CAN_RTR_DATA 0x00000000U /*!< Data frame */
  318. #define CAN_RTR_REMOTE 0x00000002U /*!< Remote frame */
  319. /**
  320. * @}
  321. */
  322. /** @defgroup CAN_receive_FIFO_number_constants CAN Receive FIFO Number Constants
  323. * @{
  324. */
  325. #define CAN_FIFO0 ((uint8_t)0x00) /*!< CAN FIFO 0 used to receive */
  326. #define CAN_FIFO1 ((uint8_t)0x01) /*!< CAN FIFO 1 used to receive */
  327. /**
  328. * @}
  329. */
  330. /** @defgroup CAN_flags CAN Flags
  331. * @{
  332. */
  333. /* If the flag is 0x3XXXXXXX, it means that it can be used with CAN_GetFlagStatus()
  334. and CAN_ClearFlag() functions. */
  335. /* If the flag is 0x1XXXXXXX, it means that it can only be used with
  336. CAN_GetFlagStatus() function. */
  337. /* Transmit Flags */
  338. #define CAN_FLAG_RQCP0 0x00000500U /*!< Request MailBox0 flag */
  339. #define CAN_FLAG_RQCP1 0x00000508U /*!< Request MailBox1 flag */
  340. #define CAN_FLAG_RQCP2 0x00000510U /*!< Request MailBox2 flag */
  341. #define CAN_FLAG_TXOK0 0x00000501U /*!< Transmission OK MailBox0 flag */
  342. #define CAN_FLAG_TXOK1 0x00000509U /*!< Transmission OK MailBox1 flag */
  343. #define CAN_FLAG_TXOK2 0x00000511U /*!< Transmission OK MailBox2 flag */
  344. #define CAN_FLAG_TME0 0x0000051AU /*!< Transmit mailbox 0 empty flag */
  345. #define CAN_FLAG_TME1 0x0000051BU /*!< Transmit mailbox 0 empty flag */
  346. #define CAN_FLAG_TME2 0x0000051CU /*!< Transmit mailbox 0 empty flag */
  347. /* Receive Flags */
  348. #define CAN_FLAG_FF0 0x00000203U /*!< FIFO 0 Full flag */
  349. #define CAN_FLAG_FOV0 0x00000204U /*!< FIFO 0 Overrun flag */
  350. #define CAN_FLAG_FF1 0x00000403U /*!< FIFO 1 Full flag */
  351. #define CAN_FLAG_FOV1 0x00000404U /*!< FIFO 1 Overrun flag */
  352. /* Operating Mode Flags */
  353. #define CAN_FLAG_INAK 0x00000100U /*!< Initialization acknowledge flag */
  354. #define CAN_FLAG_SLAK 0x00000101U /*!< Sleep acknowledge flag */
  355. #define CAN_FLAG_ERRI 0x00000102U /*!< Error flag */
  356. #define CAN_FLAG_WKU 0x00000103U /*!< Wake up flag */
  357. #define CAN_FLAG_SLAKI 0x00000104U /*!< Sleep acknowledge flag */
  358. /* @note When SLAK interrupt is disabled (SLKIE=0), no polling on SLAKI is possible.
  359. In this case the SLAK bit can be polled.*/
  360. /* Error Flags */
  361. #define CAN_FLAG_EWG 0x00000300U /*!< Error warning flag */
  362. #define CAN_FLAG_EPV 0x00000301U /*!< Error passive flag */
  363. #define CAN_FLAG_BOF 0x00000302U /*!< Bus-Off flag */
  364. /**
  365. * @}
  366. */
  367. /** @defgroup CAN_Interrupts CAN Interrupts
  368. * @{
  369. */
  370. #define CAN_IT_TME ((uint32_t)CAN_IER_TMEIE) /*!< Transmit mailbox empty interrupt */
  371. /* Receive Interrupts */
  372. #define CAN_IT_FMP0 ((uint32_t)CAN_IER_FMPIE0) /*!< FIFO 0 message pending interrupt */
  373. #define CAN_IT_FF0 ((uint32_t)CAN_IER_FFIE0) /*!< FIFO 0 full interrupt */
  374. #define CAN_IT_FOV0 ((uint32_t)CAN_IER_FOVIE0) /*!< FIFO 0 overrun interrupt */
  375. #define CAN_IT_FMP1 ((uint32_t)CAN_IER_FMPIE1) /*!< FIFO 1 message pending interrupt */
  376. #define CAN_IT_FF1 ((uint32_t)CAN_IER_FFIE1) /*!< FIFO 1 full interrupt */
  377. #define CAN_IT_FOV1 ((uint32_t)CAN_IER_FOVIE1) /*!< FIFO 1 overrun interrupt */
  378. /* Operating Mode Interrupts */
  379. #define CAN_IT_WKU ((uint32_t)CAN_IER_WKUIE) /*!< Wake-up interrupt */
  380. #define CAN_IT_SLK ((uint32_t)CAN_IER_SLKIE) /*!< Sleep acknowledge interrupt */
  381. /* Error Interrupts */
  382. #define CAN_IT_EWG ((uint32_t)CAN_IER_EWGIE) /*!< Error warning interrupt */
  383. #define CAN_IT_EPV ((uint32_t)CAN_IER_EPVIE) /*!< Error passive interrupt */
  384. #define CAN_IT_BOF ((uint32_t)CAN_IER_BOFIE) /*!< Bus-off interrupt */
  385. #define CAN_IT_LEC ((uint32_t)CAN_IER_LECIE) /*!< Last error code interrupt */
  386. #define CAN_IT_ERR ((uint32_t)CAN_IER_ERRIE) /*!< Error Interrupt */
  387. /**
  388. * @}
  389. */
  390. /** @defgroup CAN_Mailboxes_Definition CAN Mailboxes Definition
  391. * @{
  392. */
  393. #define CAN_TXMAILBOX_0 ((uint8_t)0x00)
  394. #define CAN_TXMAILBOX_1 ((uint8_t)0x01)
  395. #define CAN_TXMAILBOX_2 ((uint8_t)0x02)
  396. /**
  397. * @}
  398. */
  399. /**
  400. * @}
  401. */
  402. /* Exported macro ------------------------------------------------------------*/
  403. /** @defgroup CAN_Exported_Macros CAN Exported Macros
  404. * @{
  405. */
  406. /** @brief Reset CAN handle state
  407. * @param __HANDLE__ specifies the CAN Handle.
  408. * @retval None
  409. */
  410. #define __HAL_CAN_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_CAN_STATE_RESET)
  411. /**
  412. * @brief Enable the specified CAN interrupts.
  413. * @param __HANDLE__ CAN handle
  414. * @param __INTERRUPT__ CAN Interrupt
  415. * @retval None
  416. */
  417. #define __HAL_CAN_ENABLE_IT(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->Instance->IER) |= (__INTERRUPT__))
  418. /**
  419. * @brief Disable the specified CAN interrupts.
  420. * @param __HANDLE__ CAN handle
  421. * @param __INTERRUPT__ CAN Interrupt
  422. * @retval None
  423. */
  424. #define __HAL_CAN_DISABLE_IT(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->Instance->IER) &= ~(__INTERRUPT__))
  425. /**
  426. * @brief Return the number of pending received messages.
  427. * @param __HANDLE__ CAN handle
  428. * @param __FIFONUMBER__ Receive FIFO number, CAN_FIFO0 or CAN_FIFO1.
  429. * @retval The number of pending message.
  430. */
  431. #define __HAL_CAN_MSG_PENDING(__HANDLE__, __FIFONUMBER__) (((__FIFONUMBER__) == CAN_FIFO0)? \
  432. ((uint8_t)((__HANDLE__)->Instance->RF0R&0x03U)) : ((uint8_t)((__HANDLE__)->Instance->RF1R & 0x03U)))
  433. /** @brief Check whether the specified CAN flag is set or not.
  434. * @param __HANDLE__ CAN Handle
  435. * @param __FLAG__ specifies the flag to check.
  436. * This parameter can be one of the following values:
  437. * @arg CAN_TSR_RQCP0: Request MailBox0 Flag
  438. * @arg CAN_TSR_RQCP1: Request MailBox1 Flag
  439. * @arg CAN_TSR_RQCP2: Request MailBox2 Flag
  440. * @arg CAN_FLAG_TXOK0: Transmission OK MailBox0 Flag
  441. * @arg CAN_FLAG_TXOK1: Transmission OK MailBox1 Flag
  442. * @arg CAN_FLAG_TXOK2: Transmission OK MailBox2 Flag
  443. * @arg CAN_FLAG_TME0: Transmit mailbox 0 empty Flag
  444. * @arg CAN_FLAG_TME1: Transmit mailbox 1 empty Flag
  445. * @arg CAN_FLAG_TME2: Transmit mailbox 2 empty Flag
  446. * @arg CAN_FLAG_FMP0: FIFO 0 Message Pending Flag
  447. * @arg CAN_FLAG_FF0: FIFO 0 Full Flag
  448. * @arg CAN_FLAG_FOV0: FIFO 0 Overrun Flag
  449. * @arg CAN_FLAG_FMP1: FIFO 1 Message Pending Flag
  450. * @arg CAN_FLAG_FF1: FIFO 1 Full Flag
  451. * @arg CAN_FLAG_FOV1: FIFO 1 Overrun Flag
  452. * @arg CAN_FLAG_WKU: Wake up Flag
  453. * @arg CAN_FLAG_SLAK: Sleep acknowledge Flag
  454. * @arg CAN_FLAG_SLAKI: Sleep acknowledge Flag
  455. * @arg CAN_FLAG_EWG: Error Warning Flag
  456. * @arg CAN_FLAG_EPV: Error Passive Flag
  457. * @arg CAN_FLAG_BOF: Bus-Off Flag
  458. * @retval The new state of __FLAG__ (TRUE or FALSE).
  459. */
  460. #define __HAL_CAN_GET_FLAG(__HANDLE__, __FLAG__) \
  461. ((((__FLAG__) >> 8U) == 5U)? ((((__HANDLE__)->Instance->TSR) & (1U << ((__FLAG__) & CAN_FLAG_MASK))) == (1U << ((__FLAG__) & CAN_FLAG_MASK))): \
  462. (((__FLAG__) >> 8U) == 2U)? ((((__HANDLE__)->Instance->RF0R) & (1U << ((__FLAG__) & CAN_FLAG_MASK))) == (1U << ((__FLAG__) & CAN_FLAG_MASK))): \
  463. (((__FLAG__) >> 8U) == 4U)? ((((__HANDLE__)->Instance->RF1R) & (1U << ((__FLAG__) & CAN_FLAG_MASK))) == (1U << ((__FLAG__) & CAN_FLAG_MASK))): \
  464. (((__FLAG__) >> 8U) == 1U)? ((((__HANDLE__)->Instance->MSR) & (1U << ((__FLAG__) & CAN_FLAG_MASK))) == (1U << ((__FLAG__) & CAN_FLAG_MASK))): \
  465. ((((__HANDLE__)->Instance->ESR) & (1U << ((__FLAG__) & CAN_FLAG_MASK))) == (1U << ((__FLAG__) & CAN_FLAG_MASK))))
  466. /** @brief Clear the specified CAN pending flag.
  467. * @param __HANDLE__ CAN Handle.
  468. * @param __FLAG__ specifies the flag to check.
  469. * This parameter can be one of the following values:
  470. * @arg CAN_TSR_RQCP0: Request MailBox0 Flag
  471. * @arg CAN_TSR_RQCP1: Request MailBox1 Flag
  472. * @arg CAN_TSR_RQCP2: Request MailBox2 Flag
  473. * @arg CAN_FLAG_TXOK0: Transmission OK MailBox0 Flag
  474. * @arg CAN_FLAG_TXOK1: Transmission OK MailBox1 Flag
  475. * @arg CAN_FLAG_TXOK2: Transmission OK MailBox2 Flag
  476. * @arg CAN_FLAG_TME0: Transmit mailbox 0 empty Flag
  477. * @arg CAN_FLAG_TME1: Transmit mailbox 1 empty Flag
  478. * @arg CAN_FLAG_TME2: Transmit mailbox 2 empty Flag
  479. * @arg CAN_FLAG_FMP0: FIFO 0 Message Pending Flag
  480. * @arg CAN_FLAG_FF0: FIFO 0 Full Flag
  481. * @arg CAN_FLAG_FOV0: FIFO 0 Overrun Flag
  482. * @arg CAN_FLAG_FMP1: FIFO 1 Message Pending Flag
  483. * @arg CAN_FLAG_FF1: FIFO 1 Full Flag
  484. * @arg CAN_FLAG_FOV1: FIFO 1 Overrun Flag
  485. * @arg CAN_FLAG_WKU: Wake up Flag
  486. * @arg CAN_FLAG_SLAK: Sleep acknowledge Flag
  487. * @arg CAN_FLAG_SLAKI: Sleep acknowledge Flag
  488. * @retval The new state of __FLAG__ (TRUE or FALSE).
  489. */
  490. #define __HAL_CAN_CLEAR_FLAG(__HANDLE__, __FLAG__) \
  491. ((((__FLAG__) >> 8U) == 5U)? (((__HANDLE__)->Instance->TSR) = (1U << ((__FLAG__) & CAN_FLAG_MASK))): \
  492. (((__FLAG__) >> 8U) == 2U)? (((__HANDLE__)->Instance->RF0R) = (1U << ((__FLAG__) & CAN_FLAG_MASK))): \
  493. (((__FLAG__) >> 8U) == 4U)? (((__HANDLE__)->Instance->RF1R) = (1U << ((__FLAG__) & CAN_FLAG_MASK))): \
  494. (((__HANDLE__)->Instance->MSR) = ((uint32_t)1U << ((__FLAG__) & CAN_FLAG_MASK))))
  495. /** @brief Check if the specified CAN interrupt source is enabled or disabled.
  496. * @param __HANDLE__ CAN Handle
  497. * @param __INTERRUPT__ specifies the CAN interrupt source to check.
  498. * This parameter can be one of the following values:
  499. * @arg CAN_IT_TME: Transmit mailbox empty interrupt enable
  500. * @arg CAN_IT_FMP0: FIFO0 message pending interrupt enable
  501. * @arg CAN_IT_FMP1: FIFO1 message pending interrupt enable
  502. * @retval The new state of __IT__ (TRUE or FALSE).
  503. */
  504. #define __HAL_CAN_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->IER & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET)
  505. /**
  506. * @brief Check the transmission status of a CAN Frame.
  507. * @param __HANDLE__ CAN Handle
  508. * @param __TRANSMITMAILBOX__ the number of the mailbox that is used for transmission.
  509. * @retval The new status of transmission (TRUE or FALSE).
  510. */
  511. #define __HAL_CAN_TRANSMIT_STATUS(__HANDLE__, __TRANSMITMAILBOX__)\
  512. (((__TRANSMITMAILBOX__) == CAN_TXMAILBOX_0)? ((((__HANDLE__)->Instance->TSR) & (CAN_TSR_RQCP0 | CAN_TSR_TXOK0 | CAN_TSR_TME0)) == (CAN_TSR_RQCP0 | CAN_TSR_TXOK0 | CAN_TSR_TME0)) :\
  513. ((__TRANSMITMAILBOX__) == CAN_TXMAILBOX_1)? ((((__HANDLE__)->Instance->TSR) & (CAN_TSR_RQCP1 | CAN_TSR_TXOK1 | CAN_TSR_TME1)) == (CAN_TSR_RQCP1 | CAN_TSR_TXOK1 | CAN_TSR_TME1)) :\
  514. ((((__HANDLE__)->Instance->TSR) & (CAN_TSR_RQCP2 | CAN_TSR_TXOK2 | CAN_TSR_TME2)) == (CAN_TSR_RQCP2 | CAN_TSR_TXOK2 | CAN_TSR_TME2)))
  515. /**
  516. * @brief Release the specified receive FIFO.
  517. * @param __HANDLE__ CAN handle
  518. * @param __FIFONUMBER__ Receive FIFO number, CAN_FIFO0 or CAN_FIFO1.
  519. * @retval None
  520. */
  521. #define __HAL_CAN_FIFO_RELEASE(__HANDLE__, __FIFONUMBER__) (((__FIFONUMBER__) == CAN_FIFO0)? \
  522. ((__HANDLE__)->Instance->RF0R = CAN_RF0R_RFOM0) : ((__HANDLE__)->Instance->RF1R = CAN_RF1R_RFOM1))
  523. /**
  524. * @brief Cancel a transmit request.
  525. * @param __HANDLE__ CAN Handle
  526. * @param __TRANSMITMAILBOX__ the number of the mailbox that is used for transmission.
  527. * @retval None
  528. */
  529. #define __HAL_CAN_CANCEL_TRANSMIT(__HANDLE__, __TRANSMITMAILBOX__)\
  530. (((__TRANSMITMAILBOX__) == CAN_TXMAILBOX_0)? ((__HANDLE__)->Instance->TSR = CAN_TSR_ABRQ0) :\
  531. ((__TRANSMITMAILBOX__) == CAN_TXMAILBOX_1)? ((__HANDLE__)->Instance->TSR = CAN_TSR_ABRQ1) :\
  532. ((__HANDLE__)->Instance->TSR = CAN_TSR_ABRQ2))
  533. /**
  534. * @brief Enable or disable the DBG Freeze for CAN.
  535. * @param __HANDLE__ CAN Handle
  536. * @param __NEWSTATE__ new state of the CAN peripheral.
  537. * This parameter can be: ENABLE (CAN reception/transmission is frozen
  538. * during debug. Reception FIFOs can still be accessed/controlled normally)
  539. * or DISABLE (CAN is working during debug).
  540. * @retval None
  541. */
  542. #define __HAL_CAN_DBG_FREEZE(__HANDLE__, __NEWSTATE__) (((__NEWSTATE__) == ENABLE)? \
  543. ((__HANDLE__)->Instance->MCR |= CAN_MCR_DBF) : ((__HANDLE__)->Instance->MCR &= ~CAN_MCR_DBF))
  544. /**
  545. * @}
  546. */
  547. /* Exported functions --------------------------------------------------------*/
  548. /** @addtogroup CAN_Exported_Functions
  549. * @{
  550. */
  551. /** @addtogroup CAN_Exported_Functions_Group1
  552. * @{
  553. */
  554. /* Initialization/de-initialization functions ***********************************/
  555. HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef* hcan);
  556. HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef* hcan, CAN_FilterConfTypeDef* sFilterConfig);
  557. HAL_StatusTypeDef HAL_CAN_DeInit(CAN_HandleTypeDef* hcan);
  558. void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan);
  559. void HAL_CAN_MspDeInit(CAN_HandleTypeDef* hcan);
  560. /**
  561. * @}
  562. */
  563. /** @addtogroup CAN_Exported_Functions_Group2
  564. * @{
  565. */
  566. /* I/O operation functions ******************************************************/
  567. HAL_StatusTypeDef HAL_CAN_Transmit(CAN_HandleTypeDef *hcan, uint32_t Timeout);
  568. HAL_StatusTypeDef HAL_CAN_Transmit_IT(CAN_HandleTypeDef *hcan);
  569. HAL_StatusTypeDef HAL_CAN_Receive(CAN_HandleTypeDef *hcan, uint8_t FIFONumber, uint32_t Timeout);
  570. HAL_StatusTypeDef HAL_CAN_Receive_IT(CAN_HandleTypeDef *hcan, uint8_t FIFONumber);
  571. HAL_StatusTypeDef HAL_CAN_Sleep(CAN_HandleTypeDef *hcan);
  572. HAL_StatusTypeDef HAL_CAN_WakeUp(CAN_HandleTypeDef *hcan);
  573. void HAL_CAN_IRQHandler(CAN_HandleTypeDef* hcan);
  574. void HAL_CAN_TxCpltCallback(CAN_HandleTypeDef* hcan);
  575. void HAL_CAN_RxCpltCallback(CAN_HandleTypeDef* hcan);
  576. void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan);
  577. /**
  578. * @}
  579. */
  580. /** @addtogroup CAN_Exported_Functions_Group3
  581. * @{
  582. */
  583. /* Peripheral State functions ***************************************************/
  584. uint32_t HAL_CAN_GetError(CAN_HandleTypeDef *hcan);
  585. HAL_CAN_StateTypeDef HAL_CAN_GetState(CAN_HandleTypeDef* hcan);
  586. /**
  587. * @}
  588. */
  589. /**
  590. * @}
  591. */
  592. /* Private types -------------------------------------------------------------*/
  593. /** @defgroup CAN_Private_Types CAN Private Types
  594. * @{
  595. */
  596. /**
  597. * @}
  598. */
  599. /* Private variables ---------------------------------------------------------*/
  600. /** @defgroup CAN_Private_Variables CAN Private Variables
  601. * @{
  602. */
  603. /**
  604. * @}
  605. */
  606. /* Private constants ---------------------------------------------------------*/
  607. /** @defgroup CAN_Private_Constants CAN Private Constants
  608. * @{
  609. */
  610. #define CAN_TXSTATUS_NOMAILBOX ((uint8_t)0x04) /*!< CAN cell did not provide CAN_TxStatus_NoMailBox */
  611. #define CAN_FLAG_MASK 0x000000FFU
  612. /**
  613. * @}
  614. */
  615. /* Private macros ------------------------------------------------------------*/
  616. /** @defgroup CAN_Private_Macros CAN Private Macros
  617. * @{
  618. */
  619. #define IS_CAN_MODE(MODE) (((MODE) == CAN_MODE_NORMAL) || \
  620. ((MODE) == CAN_MODE_LOOPBACK)|| \
  621. ((MODE) == CAN_MODE_SILENT) || \
  622. ((MODE) == CAN_MODE_SILENT_LOOPBACK))
  623. #define IS_CAN_SJW(SJW) (((SJW) == CAN_SJW_1TQ) || ((SJW) == CAN_SJW_2TQ)|| \
  624. ((SJW) == CAN_SJW_3TQ) || ((SJW) == CAN_SJW_4TQ))
  625. #define IS_CAN_BS1(BS1) ((BS1) <= CAN_BS1_16TQ)
  626. #define IS_CAN_BS2(BS2) ((BS2) <= CAN_BS2_8TQ)
  627. #define IS_CAN_PRESCALER(PRESCALER) (((PRESCALER) >= 1U) && ((PRESCALER) <= 1024U))
  628. #define IS_CAN_FILTER_NUMBER(NUMBER) ((NUMBER) <= 27U)
  629. #define IS_CAN_FILTER_MODE(MODE) (((MODE) == CAN_FILTERMODE_IDMASK) || \
  630. ((MODE) == CAN_FILTERMODE_IDLIST))
  631. #define IS_CAN_FILTER_SCALE(SCALE) (((SCALE) == CAN_FILTERSCALE_16BIT) || \
  632. ((SCALE) == CAN_FILTERSCALE_32BIT))
  633. #define IS_CAN_FILTER_FIFO(FIFO) (((FIFO) == CAN_FILTER_FIFO0) || \
  634. ((FIFO) == CAN_FILTER_FIFO1))
  635. #define IS_CAN_BANKNUMBER(BANKNUMBER) ((BANKNUMBER) <= 28U)
  636. #define IS_CAN_TRANSMITMAILBOX(TRANSMITMAILBOX) ((TRANSMITMAILBOX) <= ((uint8_t)0x02))
  637. #define IS_CAN_STDID(STDID) ((STDID) <= ((uint32_t)0x7FFU))
  638. #define IS_CAN_EXTID(EXTID) ((EXTID) <= 0x1FFFFFFFU)
  639. #define IS_CAN_DLC(DLC) ((DLC) <= ((uint8_t)0x08))
  640. #define IS_CAN_IDTYPE(IDTYPE) (((IDTYPE) == CAN_ID_STD) || \
  641. ((IDTYPE) == CAN_ID_EXT))
  642. #define IS_CAN_RTR(RTR) (((RTR) == CAN_RTR_DATA) || ((RTR) == CAN_RTR_REMOTE))
  643. #define IS_CAN_FIFO(FIFO) (((FIFO) == CAN_FIFO0) || ((FIFO) == CAN_FIFO1))
  644. /**
  645. * @}
  646. */
  647. /* Private functions ---------------------------------------------------------*/
  648. /** @defgroup CAN_Private_Functions CAN Private Functions
  649. * @{
  650. */
  651. /**
  652. * @}
  653. */
  654. #endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F427xx || STM32F437xx ||\
  655. STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx ||\
  656. STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */
  657. /**
  658. * @}
  659. */
  660. /**
  661. * @}
  662. */
  663. #ifdef __cplusplus
  664. }
  665. #endif
  666. #endif /* __STM32F4xx_CAN_H */
  667. /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/