xil_cache.h 591 B

1234567891011121314151617181920212223242526272829
  1. /*
  2. * Copyright (c) 2020-2021, WangHuachen
  3. *
  4. * SPDX-License-Identifier: MIT
  5. *
  6. * Change Logs:
  7. * Date Author Notes
  8. * 2020-11-30 WangHuachen the first version
  9. */
  10. #ifndef XIL_CACHE_H
  11. #define XIL_CACHE_H
  12. #include <rthw.h>
  13. #ifdef __cplusplus
  14. extern "C" {
  15. #endif
  16. #define Xil_DCacheFlushRange(addr, size) rt_hw_cpu_dcache_ops(RT_HW_CACHE_FLUSH, (void*)(addr), (size))
  17. #define Xil_DCacheInvalidateRange(addr, size) rt_hw_cpu_dcache_ops(RT_HW_CACHE_INVALIDATE, (void*)(addr), (size))
  18. #ifdef __cplusplus
  19. }
  20. #endif
  21. #endif
  22. /**
  23. * @} End of "addtogroup r5_cache_apis".
  24. */