1
0

board.h 1.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051
  1. /*
  2. * Copyright (c) 2006-2021, RT-Thread Development Team
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. *
  6. * Change Logs:
  7. * Date Author Notes
  8. * 2018-11-5 SummerGift first version
  9. * 2019-04-09 WillianChan add stm32f103-dofly-M3S BSP
  10. */
  11. #ifndef __BOARD_H__
  12. #define __BOARD_H__
  13. #include <rtthread.h>
  14. #include <stm32f1xx.h>
  15. #include "drv_common.h"
  16. #include "drv_gpio.h"
  17. #ifdef __cplusplus
  18. extern "C" {
  19. #endif
  20. #define STM32_FLASH_START_ADRESS ((uint32_t)0x08000000)
  21. #define STM32_FLASH_SIZE (512 * 1024)
  22. #define STM32_FLASH_END_ADDRESS ((uint32_t)(STM32_FLASH_START_ADRESS + STM32_FLASH_SIZE))
  23. /* Internal SRAM memory size[Kbytes] <8-64>, Default: 64*/
  24. #define STM32_SRAM_SIZE 64
  25. #define STM32_SRAM_END (0x20000000 + STM32_SRAM_SIZE * 1024)
  26. #if defined(__ARMCC_VERSION)
  27. extern int Image$$RW_IRAM1$$ZI$$Limit;
  28. #define HEAP_BEGIN ((void *)&Image$$RW_IRAM1$$ZI$$Limit)
  29. #elif __ICCARM__
  30. #pragma section="CSTACK"
  31. #define HEAP_BEGIN (__segment_end("CSTACK"))
  32. #else
  33. extern int __bss_end;
  34. #define HEAP_BEGIN ((void *)&__bss_end)
  35. #endif
  36. #define HEAP_END STM32_SRAM_END
  37. void SystemClock_Config(void);
  38. #ifdef __cplusplus
  39. }
  40. #endif
  41. #endif /* __BOARD_H__ */