lwp_arch.c 6.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245
  1. /*
  2. * Copyright (c) 2006-2023, RT-Thread Development Team
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. *
  6. * Change Logs:
  7. * Date Author Notes
  8. * 2019-10-28 Jesven first version
  9. * 2023-07-16 Shell Move part of the codes to C from asm in signal handling
  10. */
  11. #include <rthw.h>
  12. #include <rtthread.h>
  13. #include <stddef.h>
  14. #include <stdlib.h>
  15. #ifdef ARCH_MM_MMU
  16. #define DBG_TAG "lwp.arch"
  17. #define DBG_LVL DBG_INFO
  18. #include <rtdbg.h>
  19. #include <lwp_arch.h>
  20. #include <lwp_user_mm.h>
  21. #define KPTE_START (KERNEL_VADDR_START >> ARCH_SECTION_SHIFT)
  22. int arch_user_space_init(struct rt_lwp *lwp)
  23. {
  24. size_t *mmu_table;
  25. mmu_table = (size_t *)rt_pages_alloc(2);
  26. if (!mmu_table)
  27. {
  28. return -RT_ENOMEM;
  29. }
  30. lwp->end_heap = USER_HEAP_VADDR;
  31. rt_memcpy(mmu_table + KPTE_START, (size_t *)rt_kernel_space.page_table + KPTE_START, ARCH_PAGE_SIZE);
  32. rt_memset(mmu_table, 0, 3 * ARCH_PAGE_SIZE);
  33. rt_hw_cpu_dcache_ops(RT_HW_CACHE_FLUSH, mmu_table, 4 * ARCH_PAGE_SIZE);
  34. lwp->aspace = rt_aspace_create((void *)USER_VADDR_START, USER_VADDR_TOP - USER_VADDR_START, mmu_table);
  35. if (!lwp->aspace)
  36. {
  37. return -RT_ERROR;
  38. }
  39. return 0;
  40. }
  41. static struct rt_varea kuser_varea;
  42. void arch_kuser_init(rt_aspace_t aspace, void *vectors)
  43. {
  44. const size_t kuser_size = 0x1000;
  45. int err;
  46. extern char *__kuser_helper_start, *__kuser_helper_end;
  47. int kuser_sz = __kuser_helper_end - __kuser_helper_start;
  48. err = rt_aspace_map_static(aspace, &kuser_varea, &vectors, kuser_size,
  49. MMU_MAP_U_RO, MMF_MAP_FIXED | MMF_PREFETCH,
  50. &rt_mm_dummy_mapper, 0);
  51. if (err != 0)
  52. while (1)
  53. ; // early failed
  54. rt_memcpy((void *)((char *)vectors + 0x1000 - kuser_sz), __kuser_helper_start, kuser_sz);
  55. /*
  56. * vectors + 0xfe0 = __kuser_get_tls
  57. * vectors + 0xfe8 = hardware TLS instruction at 0xffff0fe8
  58. */
  59. rt_hw_cpu_dcache_ops(RT_HW_CACHE_FLUSH, (void *)((char *)vectors + 0x1000 - kuser_sz), kuser_sz);
  60. rt_hw_cpu_icache_ops(RT_HW_CACHE_INVALIDATE, (void *)((char *)vectors + 0x1000 - kuser_sz), kuser_sz);
  61. }
  62. void arch_user_space_free(struct rt_lwp *lwp)
  63. {
  64. if (lwp)
  65. {
  66. RT_ASSERT(lwp->aspace);
  67. void *pgtbl = lwp->aspace->page_table;
  68. rt_aspace_delete(lwp->aspace);
  69. /* must be freed after aspace delete, pgtbl is required for unmap */
  70. rt_pages_free(pgtbl, 2);
  71. lwp->aspace = RT_NULL;
  72. }
  73. else
  74. {
  75. LOG_W("%s: NULL lwp as parameter", __func__);
  76. RT_ASSERT(0);
  77. }
  78. }
  79. int arch_expand_user_stack(void *addr)
  80. {
  81. int ret = 0;
  82. size_t stack_addr = (size_t)addr;
  83. stack_addr &= ~ARCH_PAGE_MASK;
  84. if ((stack_addr >= (size_t)USER_STACK_VSTART) && (stack_addr < (size_t)USER_STACK_VEND))
  85. {
  86. void *map = lwp_map_user(lwp_self(), (void *)stack_addr, ARCH_PAGE_SIZE, 0);
  87. if (map || lwp_user_accessable(addr, 1))
  88. {
  89. ret = 1;
  90. }
  91. }
  92. return ret;
  93. }
  94. #define ALGIN_BYTES 8
  95. #define lwp_sigreturn_bytes 8
  96. struct signal_regs {
  97. rt_base_t lr;
  98. rt_base_t spsr;
  99. rt_base_t r0_to_r12[13];
  100. rt_base_t ip;
  101. };
  102. struct signal_ucontext
  103. {
  104. rt_base_t sigreturn[lwp_sigreturn_bytes / sizeof(rt_base_t)];
  105. lwp_sigset_t save_sigmask;
  106. siginfo_t si;
  107. rt_align(8)
  108. struct signal_regs frame;
  109. };
  110. void *arch_signal_ucontext_restore(rt_base_t user_sp)
  111. {
  112. struct signal_ucontext *new_sp;
  113. rt_base_t ip;
  114. new_sp = (void *)user_sp;
  115. if (lwp_user_accessable(new_sp, sizeof(*new_sp)))
  116. {
  117. lwp_thread_signal_mask(rt_thread_self(), LWP_SIG_MASK_CMD_SET_MASK, &new_sp->save_sigmask, RT_NULL);
  118. ip = new_sp->frame.ip;
  119. /* let user restore its lr from frame.ip */
  120. new_sp->frame.ip = new_sp->frame.lr;
  121. /* kernel will pick eip from frame.lr */
  122. new_sp->frame.lr = ip;
  123. }
  124. else
  125. {
  126. LOG_I("User frame corrupted during signal handling\nexiting...");
  127. sys_exit(EXIT_FAILURE);
  128. }
  129. return (void *)&new_sp->frame;
  130. }
  131. void *arch_signal_ucontext_save(rt_base_t lr, siginfo_t *psiginfo,
  132. struct signal_regs *exp_frame, rt_base_t user_sp,
  133. lwp_sigset_t *save_sig_mask)
  134. {
  135. rt_base_t spsr;
  136. struct signal_ucontext *new_sp;
  137. new_sp = (void *)(user_sp - sizeof(struct signal_ucontext));
  138. if (lwp_user_accessable(new_sp, sizeof(*new_sp)))
  139. {
  140. /* push psiginfo */
  141. if (psiginfo)
  142. {
  143. memcpy(&new_sp->si, psiginfo, sizeof(*psiginfo));
  144. }
  145. memcpy(&new_sp->frame.r0_to_r12, exp_frame, sizeof(new_sp->frame.r0_to_r12) + sizeof(rt_base_t));
  146. new_sp->frame.lr = lr;
  147. __asm__ volatile("mrs %0, spsr":"=r"(spsr));
  148. new_sp->frame.spsr = spsr;
  149. /* copy the save_sig_mask */
  150. memcpy(&new_sp->save_sigmask, save_sig_mask, sizeof(lwp_sigset_t));
  151. /* copy lwp_sigreturn */
  152. extern void lwp_sigreturn(void);
  153. /* -> ensure that the sigreturn start at the outer most boundary */
  154. memcpy(&new_sp->sigreturn, &lwp_sigreturn, lwp_sigreturn_bytes);
  155. }
  156. else
  157. {
  158. LOG_I("%s: User stack overflow", __func__);
  159. sys_exit(EXIT_FAILURE);
  160. }
  161. return new_sp;
  162. }
  163. #ifdef LWP_ENABLE_ASID
  164. #define MAX_ASID_BITS 8
  165. #define MAX_ASID (1 << MAX_ASID_BITS)
  166. static uint64_t global_generation = 1;
  167. static char asid_valid_bitmap[MAX_ASID];
  168. unsigned int arch_get_asid(struct rt_lwp *lwp)
  169. {
  170. if (lwp == RT_NULL)
  171. {
  172. // kernel
  173. return 0;
  174. }
  175. if (lwp->generation == global_generation)
  176. {
  177. return lwp->asid;
  178. }
  179. if (lwp->asid && !asid_valid_bitmap[lwp->asid])
  180. {
  181. asid_valid_bitmap[lwp->asid] = 1;
  182. return lwp->asid;
  183. }
  184. for (unsigned i = 1; i < MAX_ASID; i++)
  185. {
  186. if (asid_valid_bitmap[i] == 0)
  187. {
  188. asid_valid_bitmap[i] = 1;
  189. lwp->generation = global_generation;
  190. lwp->asid = i;
  191. return lwp->asid;
  192. }
  193. }
  194. global_generation++;
  195. memset(asid_valid_bitmap, 0, MAX_ASID * sizeof(char));
  196. asid_valid_bitmap[1] = 1;
  197. lwp->generation = global_generation;
  198. lwp->asid = 1;
  199. asm volatile ("mcr p15, 0, r0, c8, c7, 0\ndsb\nisb" ::: "memory");
  200. return lwp->asid;
  201. }
  202. #endif
  203. #endif