1
0

board.c 1.7 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859
  1. /*
  2. * Copyright (c) 2006-2018, RT-Thread Development Team
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. *
  6. * Change Logs:
  7. * Date Author Notes
  8. * 2018-11-06 SummerGift first version
  9. */
  10. #include "board.h"
  11. /**
  12. * @brief System Clock Configuration
  13. * @retval None
  14. */
  15. void SystemClock_Config(void)
  16. {
  17. RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  18. RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  19. /** Configure the main internal regulator output voltage
  20. */
  21. if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
  22. {
  23. Error_Handler();
  24. }
  25. /** Initializes the RCC Oscillators according to the specified parameters
  26. * in the RCC_OscInitTypeDef structure.
  27. */
  28. RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  29. RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  30. RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  31. RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  32. RCC_OscInitStruct.PLL.PLLM = 1;
  33. RCC_OscInitStruct.PLL.PLLN = 20;
  34. RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
  35. RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  36. RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  37. if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
  38. {
  39. Error_Handler();
  40. }
  41. /** Initializes the CPU, AHB and APB buses clocks
  42. */
  43. RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
  44. |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  45. RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  46. RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  47. RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  48. RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
  49. if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
  50. {
  51. Error_Handler();
  52. }
  53. }