board.c 1.7 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758
  1. /*
  2. * Copyright (c) 2023, RT-Thread Development Team
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. *
  6. * Change Logs:
  7. * Date Author Notes
  8. * 2023-07-06 Supperthomas first version
  9. */
  10. #include "board.h"
  11. #include <drv_common.h>
  12. /**
  13. * @brief System Clock Configuration
  14. * @retval None
  15. */
  16. void SystemClock_Config(void)
  17. {
  18. RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  19. RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  20. /** Configure the main internal regulator output voltage
  21. */
  22. __HAL_RCC_PWR_CLK_ENABLE();
  23. __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
  24. /** Initializes the RCC Oscillators according to the specified parameters
  25. * in the RCC_OscInitTypeDef structure.
  26. */
  27. RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  28. RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  29. RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  30. RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  31. RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  32. RCC_OscInitStruct.PLL.PLLM = 8;
  33. RCC_OscInitStruct.PLL.PLLN = 168;
  34. RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  35. RCC_OscInitStruct.PLL.PLLQ = 7;
  36. if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
  37. {
  38. Error_Handler();
  39. }
  40. /** Initializes the CPU, AHB and APB buses clocks
  41. */
  42. RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
  43. |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  44. RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  45. RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  46. RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
  47. RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
  48. if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
  49. {
  50. Error_Handler();
  51. }
  52. }