drv_adc.c 10 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366
  1. /*
  2. * Copyright (c) 2006-2023, RT-Thread Development Team
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. *
  6. * Change Logs:
  7. * Date Author Notes
  8. * 2018-12-05 zylx first version
  9. * 2018-12-12 greedyhao Porting for stm32f7xx
  10. * 2019-02-01 yuneizhilin fix the stm32_adc_init function initialization issue
  11. * 2020-06-17 thread-liu Porting for stm32mp1xx
  12. * 2020-10-14 Dozingfiretruck Porting for stm32wbxx
  13. * 2022-05-22 Stanley Lwin Add stm32_adc_get_vref
  14. * 2022-12-26 wdfk-prog Change the order of configuration channels and calibration functions
  15. */
  16. #include <board.h>
  17. #if defined(BSP_USING_ADC1) || defined(BSP_USING_ADC2) || defined(BSP_USING_ADC3)
  18. #include "drv_config.h"
  19. //#define DRV_DEBUG
  20. #define LOG_TAG "drv.adc"
  21. #include <drv_log.h>
  22. static ADC_HandleTypeDef adc_config[] =
  23. {
  24. #ifdef BSP_USING_ADC1
  25. ADC1_CONFIG,
  26. #endif
  27. #ifdef BSP_USING_ADC2
  28. ADC2_CONFIG,
  29. #endif
  30. #ifdef BSP_USING_ADC3
  31. ADC3_CONFIG,
  32. #endif
  33. };
  34. struct stm32_adc
  35. {
  36. ADC_HandleTypeDef ADC_Handler;
  37. struct rt_adc_device stm32_adc_device;
  38. };
  39. static struct stm32_adc stm32_adc_obj[sizeof(adc_config) / sizeof(adc_config[0])];
  40. static rt_err_t stm32_adc_get_channel(rt_int8_t rt_channel, uint32_t *stm32_channel)
  41. {
  42. switch (rt_channel)
  43. {
  44. case 0:
  45. *stm32_channel = ADC_CHANNEL_0;
  46. break;
  47. case 1:
  48. *stm32_channel = ADC_CHANNEL_1;
  49. break;
  50. case 2:
  51. *stm32_channel = ADC_CHANNEL_2;
  52. break;
  53. case 3:
  54. *stm32_channel = ADC_CHANNEL_3;
  55. break;
  56. case 4:
  57. *stm32_channel = ADC_CHANNEL_4;
  58. break;
  59. case 5:
  60. *stm32_channel = ADC_CHANNEL_5;
  61. break;
  62. case 6:
  63. *stm32_channel = ADC_CHANNEL_6;
  64. break;
  65. case 7:
  66. *stm32_channel = ADC_CHANNEL_7;
  67. break;
  68. case 8:
  69. *stm32_channel = ADC_CHANNEL_8;
  70. break;
  71. case 9:
  72. *stm32_channel = ADC_CHANNEL_9;
  73. break;
  74. case 10:
  75. *stm32_channel = ADC_CHANNEL_10;
  76. break;
  77. case 11:
  78. *stm32_channel = ADC_CHANNEL_11;
  79. break;
  80. case 12:
  81. *stm32_channel = ADC_CHANNEL_12;
  82. break;
  83. case 13:
  84. *stm32_channel = ADC_CHANNEL_13;
  85. break;
  86. case 14:
  87. *stm32_channel = ADC_CHANNEL_14;
  88. break;
  89. case 15:
  90. *stm32_channel = ADC_CHANNEL_15;
  91. break;
  92. #ifdef ADC_CHANNEL_16
  93. case 16:
  94. *stm32_channel = ADC_CHANNEL_16;
  95. break;
  96. #endif /* ADC_CHANNEL_16 */
  97. case 17:
  98. *stm32_channel = ADC_CHANNEL_17;
  99. break;
  100. #ifdef ADC_CHANNEL_18
  101. case 18:
  102. *stm32_channel = ADC_CHANNEL_18;
  103. break;
  104. #endif /* ADC_CHANNEL_18 */
  105. #ifdef ADC_CHANNEL_19
  106. case 19:
  107. *stm32_channel = ADC_CHANNEL_19;
  108. break;
  109. #endif /* ADC_CHANNEL_19 */
  110. #ifdef ADC_CHANNEL_VREFINT
  111. case RT_ADC_INTERN_CH_VREF:
  112. *stm32_channel = ADC_CHANNEL_VREFINT;
  113. break;
  114. #endif /* ADC_CHANNEL_VREFINT */
  115. #ifdef ADC_CHANNEL_VBAT
  116. case RT_ADC_INTERN_CH_VBAT:
  117. *stm32_channel = ADC_CHANNEL_VBAT;
  118. break;
  119. #endif /* ADC_CHANNEL_VBAT */
  120. #ifdef ADC_CHANNEL_TEMPSENSOR
  121. case RT_ADC_INTERN_CH_TEMPER:
  122. *stm32_channel = ADC_CHANNEL_TEMPSENSOR;
  123. break;
  124. #endif /* ADC_CHANNEL_TEMPSENSOR */
  125. default:
  126. return -RT_EINVAL;
  127. }
  128. return RT_EOK;
  129. }
  130. static rt_err_t stm32_adc_enabled(struct rt_adc_device *device, rt_int8_t channel, rt_bool_t enabled)
  131. {
  132. ADC_HandleTypeDef *stm32_adc_handler;
  133. RT_ASSERT(device != RT_NULL);
  134. stm32_adc_handler = device->parent.user_data;
  135. if (enabled)
  136. {
  137. ADC_ChannelConfTypeDef ADC_ChanConf;
  138. rt_memset(&ADC_ChanConf, 0, sizeof(ADC_ChanConf));
  139. if(stm32_adc_get_channel(channel, &ADC_ChanConf.Channel) != RT_EOK)
  140. {
  141. LOG_E("ADC channel illegal: %d", channel);
  142. return -RT_EINVAL;
  143. }
  144. #if defined(SOC_SERIES_STM32MP1) || defined (SOC_SERIES_STM32H7) || defined (SOC_SERIES_STM32WB)
  145. ADC_ChanConf.Rank = ADC_REGULAR_RANK_1;
  146. #else
  147. ADC_ChanConf.Rank = 1;
  148. #endif
  149. #if defined(SOC_SERIES_STM32F0)
  150. ADC_ChanConf.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
  151. #elif defined(SOC_SERIES_STM32F1)
  152. ADC_ChanConf.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
  153. #elif defined(SOC_SERIES_STM32F2) || defined(SOC_SERIES_STM32F4) || defined(SOC_SERIES_STM32F7)
  154. ADC_ChanConf.SamplingTime = ADC_SAMPLETIME_112CYCLES;
  155. #elif defined(SOC_SERIES_STM32L4)
  156. ADC_ChanConf.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
  157. #elif defined(SOC_SERIES_STM32MP1)
  158. ADC_ChanConf.SamplingTime = ADC_SAMPLETIME_810CYCLES_5;
  159. #elif defined(SOC_SERIES_STM32H7)
  160. ADC_ChanConf.SamplingTime = ADC_SAMPLETIME_810CYCLES_5;
  161. #elif defined (SOC_SERIES_STM32WB)
  162. ADC_ChanConf.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
  163. #endif
  164. #if defined(SOC_SERIES_STM32F2) || defined(SOC_SERIES_STM32F4) || defined(SOC_SERIES_STM32F7) || defined(SOC_SERIES_STM32L4) || defined (SOC_SERIES_STM32WB)
  165. ADC_ChanConf.Offset = 0;
  166. #endif
  167. #if defined(SOC_SERIES_STM32L4)
  168. ADC_ChanConf.OffsetNumber = ADC_OFFSET_NONE;
  169. ADC_ChanConf.SingleDiff = LL_ADC_SINGLE_ENDED;
  170. #elif defined(SOC_SERIES_STM32MP1) || defined(SOC_SERIES_STM32H7) || defined (SOC_SERIES_STM32WB)
  171. ADC_ChanConf.OffsetNumber = ADC_OFFSET_NONE; /* ADC channel affected to offset number */
  172. ADC_ChanConf.Offset = 0;
  173. ADC_ChanConf.SingleDiff = ADC_SINGLE_ENDED; /* ADC channel differential mode */
  174. #endif
  175. if(HAL_ADC_ConfigChannel(stm32_adc_handler, &ADC_ChanConf) != HAL_OK)
  176. {
  177. LOG_E("Failed to configure ADC channel %d", channel);
  178. }
  179. /* perform an automatic ADC calibration to improve the conversion accuracy */
  180. #if defined(SOC_SERIES_STM32L4) || defined (SOC_SERIES_STM32WB)
  181. if (HAL_ADCEx_Calibration_Start(stm32_adc_handler, ADC_ChanConf.SingleDiff) != HAL_OK)
  182. {
  183. LOG_E("ADC calibration error!\n");
  184. return -RT_ERROR;
  185. }
  186. #elif defined(SOC_SERIES_STM32MP1) || defined(SOC_SERIES_STM32H7)
  187. /* Run the ADC linear calibration in single-ended mode */
  188. if (HAL_ADCEx_Calibration_Start(stm32_adc_handler, ADC_CALIB_OFFSET_LINEARITY, ADC_ChanConf.SingleDiff) != HAL_OK)
  189. {
  190. LOG_E("ADC open linear calibration error!\n");
  191. /* Calibration Error */
  192. return -RT_ERROR;
  193. }
  194. #endif
  195. HAL_ADC_Start(stm32_adc_handler);
  196. }
  197. else
  198. {
  199. HAL_ADC_Stop(stm32_adc_handler);
  200. }
  201. return RT_EOK;
  202. }
  203. static rt_uint8_t stm32_adc_get_resolution(struct rt_adc_device *device)
  204. {
  205. #if defined(SOC_SERIES_STM32F1) || defined(SOC_SERIES_STM32F3)
  206. return 12;
  207. #else
  208. ADC_HandleTypeDef *stm32_adc_handler = device->parent.user_data;
  209. RT_ASSERT(device != RT_NULL);
  210. switch(stm32_adc_handler->Init.Resolution)
  211. {
  212. #ifdef SOC_SERIES_STM32H7
  213. case ADC_RESOLUTION_16B:
  214. return 16;
  215. case ADC_RESOLUTION_14B:
  216. return 14;
  217. #endif /* SOC_SERIES_STM32H7 */
  218. case ADC_RESOLUTION_12B:
  219. return 12;
  220. case ADC_RESOLUTION_10B:
  221. return 10;
  222. case ADC_RESOLUTION_8B:
  223. return 8;
  224. #ifndef SOC_SERIES_STM32H7
  225. case ADC_RESOLUTION_6B:
  226. return 6;
  227. #endif /* SOC_SERIES_STM32H7 */
  228. default:
  229. return 0;
  230. }
  231. #endif /* defined(SOC_SERIES_STM32F1) || defined(SOC_SERIES_STM32F3) */
  232. }
  233. static rt_int16_t stm32_adc_get_vref (struct rt_adc_device *device)
  234. {
  235. if(device == RT_NULL)
  236. return -RT_ERROR;
  237. rt_uint16_t vref_mv;
  238. #ifdef __LL_ADC_CALC_VREFANALOG_VOLTAGE
  239. rt_err_t ret = RT_EOK;
  240. rt_uint32_t vref_value;
  241. ADC_HandleTypeDef *stm32_adc_handler = device->parent.user_data;
  242. ret = rt_adc_enable(device, RT_ADC_INTERN_CH_VREF);
  243. if (ret != RT_EOK) return (rt_int16_t)ret;
  244. vref_value = rt_adc_read(device, RT_ADC_INTERN_CH_VREF);
  245. ret = rt_adc_disable(device, RT_ADC_INTERN_CH_VREF);
  246. if (ret != RT_EOK) return (rt_int16_t)ret;
  247. #ifdef SOC_SERIES_STM32U5
  248. vref_mv = __LL_ADC_CALC_VREFANALOG_VOLTAGE(stm32_adc_handler->Instance, vref_value, stm32_adc_handler->Init.Resolution);
  249. #else
  250. vref_mv = __LL_ADC_CALC_VREFANALOG_VOLTAGE(vref_value, stm32_adc_handler->Init.Resolution);
  251. #endif
  252. #else
  253. vref_mv = 3300;
  254. #endif /* __LL_ADC_CALC_VREFANALOG_VOLTAGE */
  255. return vref_mv;
  256. }
  257. static rt_err_t stm32_adc_get_value(struct rt_adc_device *device, rt_int8_t channel, rt_uint32_t *value)
  258. {
  259. ADC_HandleTypeDef *stm32_adc_handler;
  260. RT_ASSERT(device != RT_NULL);
  261. RT_ASSERT(value != RT_NULL);
  262. stm32_adc_handler = device->parent.user_data;
  263. /* Wait for the ADC to convert */
  264. HAL_ADC_PollForConversion(stm32_adc_handler, 100);
  265. /* get ADC value */
  266. *value = (rt_uint32_t)HAL_ADC_GetValue(stm32_adc_handler);
  267. return RT_EOK;
  268. }
  269. static const struct rt_adc_ops stm_adc_ops =
  270. {
  271. .enabled = stm32_adc_enabled,
  272. .convert = stm32_adc_get_value,
  273. .get_resolution = stm32_adc_get_resolution,
  274. .get_vref = stm32_adc_get_vref,
  275. };
  276. static int stm32_adc_init(void)
  277. {
  278. int result = RT_EOK;
  279. /* save adc name */
  280. char name_buf[5] = {'a', 'd', 'c', '0', 0};
  281. int i = 0;
  282. for (i = 0; i < sizeof(adc_config) / sizeof(adc_config[0]); i++)
  283. {
  284. /* ADC init */
  285. name_buf[3] = '0';
  286. stm32_adc_obj[i].ADC_Handler = adc_config[i];
  287. #if defined(ADC1)
  288. if (stm32_adc_obj[i].ADC_Handler.Instance == ADC1)
  289. {
  290. name_buf[3] = '1';
  291. }
  292. #endif
  293. #if defined(ADC2)
  294. if (stm32_adc_obj[i].ADC_Handler.Instance == ADC2)
  295. {
  296. name_buf[3] = '2';
  297. }
  298. #endif
  299. #if defined(ADC3)
  300. if (stm32_adc_obj[i].ADC_Handler.Instance == ADC3)
  301. {
  302. name_buf[3] = '3';
  303. }
  304. #endif
  305. if (HAL_ADC_Init(&stm32_adc_obj[i].ADC_Handler) != HAL_OK)
  306. {
  307. LOG_E("%s init failed", name_buf);
  308. result = -RT_ERROR;
  309. }
  310. else
  311. {
  312. /* register ADC device */
  313. if (rt_hw_adc_register(&stm32_adc_obj[i].stm32_adc_device, name_buf, &stm_adc_ops, &stm32_adc_obj[i].ADC_Handler) == RT_EOK)
  314. {
  315. LOG_D("%s init success", name_buf);
  316. }
  317. else
  318. {
  319. LOG_E("%s register failed", name_buf);
  320. result = -RT_ERROR;
  321. }
  322. }
  323. }
  324. return result;
  325. }
  326. INIT_BOARD_EXPORT(stm32_adc_init);
  327. #endif /* BSP_USING_ADC */