123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127 |
- /*
- * Copyright 2020-2021 NXP
- * All rights reserved.
- *
- * SPDX-License-Identifier: BSD-3-Clause
- */
- /***********************************************************************************************************************
- * This file was generated by the MCUXpresso Config Tools. Any manual edits made to this file
- * will be overwritten if the respective MCUXpresso Config Tools is used to update this file.
- **********************************************************************************************************************/
- /*
- * TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
- !!GlobalInfo
- product: Pins v9.0
- processor: MIMXRT1176xxxxx
- package_id: MIMXRT1176DVMAA
- mcu_data: ksdk2_0
- processor_version: 0.9.6
- * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS ***********
- */
- #include "fsl_common.h"
- #include "fsl_iomuxc.h"
- #include "fsl_gpio.h"
- #include "pin_mux.h"
- /* FUNCTION ************************************************************************************************************
- *
- * Function Name : BOARD_InitBootPins
- * Description : Calls initialization functions.
- *
- * END ****************************************************************************************************************/
- void BOARD_InitBootPins(void) {
- BOARD_InitPins();
- }
- /*
- * TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
- BOARD_InitPins:
- - options: {callFromInitBoot: 'true', coreID: cm7, enableClock: 'true'}
- - pin_list:
- - {pin_num: M15, peripheral: LPUART1, signal: RXD, pin_signal: GPIO_AD_25, software_input_on: Disable, pull_up_down_config: Pull_Down, pull_keeper_select: Keeper,
- open_drain: Disable, drive_strength: High, slew_rate: Slow}
- - {pin_num: L13, peripheral: LPUART1, signal: TXD, pin_signal: GPIO_AD_24, software_input_on: Disable, pull_up_down_config: Pull_Down, pull_keeper_select: Keeper,
- open_drain: Disable, drive_strength: High, slew_rate: Slow}
- - {pin_num: D6, peripheral: ARM, signal: arm_trace_swo, pin_signal: GPIO_DISP_B2_07, software_input_on: Disable, pull_up_down_config: Pull_Down, pull_keeper_select: Keeper,
- open_drain: Disable, drive_strength: High, slew_rate: Slow}
- * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS ***********
- */
- /* FUNCTION ************************************************************************************************************
- *
- * Function Name : BOARD_InitPins, assigned for the Cortex-M7F core.
- * Description : Configures pin routing and optionally pin electrical features.
- *
- * END ****************************************************************************************************************/
- void BOARD_InitPins(void) {
- CLOCK_EnableClock(kCLOCK_Iomuxc); /* LPCG on: LPCG is ON. */
- CLOCK_EnableClock(kCLOCK_Iomuxc_Lpsr); /* LPCG on: LPCG is ON. */
- /* GPIO configuration on GPIO_AD_04 (pin M13) */
- gpio_pin_config_t gpio9_pinM13_config = {
- .direction = kGPIO_DigitalOutput,
- .outputLogic = 0U,
- .interruptMode = kGPIO_NoIntmode
- };
- /* Initialize GPIO functionality on GPIO_AD_04 (pin M13) */
- GPIO_PinInit(GPIO9, 3U, &gpio9_pinM13_config);
- /* GPIO configuration on GPIO_AD_26 (pin L14) */
- gpio_pin_config_t gpio9_pinL14_config = {
- .direction = kGPIO_DigitalOutput,
- .outputLogic = 0U,
- .interruptMode = kGPIO_NoIntmode
- };
- /* Initialize GPIO functionality on GPIO_AD_04 (pin L14) */
- GPIO_PinInit(GPIO9, 25U, &gpio9_pinL14_config);
- IOMUXC_SetPinMux(
- IOMUXC_GPIO_AD_04_GPIO9_IO03, /* GPIO_AD_04 is configured as GPIO9_IO03 */
- 0U);
- IOMUXC_SetPinMux(
- IOMUXC_GPIO_AD_26_GPIO9_IO25, /* GPIO_AD_04 is configured as GPIO9_IO03 */
- 0U);
- IOMUXC_SetPinMux(
- IOMUXC_GPIO_AD_24_LPUART1_TXD, /* GPIO_AD_24 is configured as LPUART1_TXD */
- 0U); /* Software Input On Field: Input Path is determined by functionality */
- IOMUXC_SetPinMux(
- IOMUXC_GPIO_AD_25_LPUART1_RXD, /* GPIO_AD_25 is configured as LPUART1_RXD */
- 0U); /* Software Input On Field: Input Path is determined by functionality */
- IOMUXC_SetPinMux(
- IOMUXC_GPIO_DISP_B2_07_ARM_TRACE_SWO, /* GPIO_DISP_B2_07 is configured as ARM_TRACE_SWO */
- 0U); /* Software Input On Field: Input Path is determined by functionality */
- IOMUXC_SetPinConfig(
- IOMUXC_GPIO_AD_24_LPUART1_TXD, /* GPIO_AD_24 PAD functional properties : */
- 0x02U); /* Slew Rate Field: Slow Slew Rate
- Drive Strength Field: high drive strength
- Pull / Keep Select Field: Pull Disable, Highz
- Pull Up / Down Config. Field: Weak pull down
- Open Drain Field: Disabled
- Domain write protection: Both cores are allowed
- Domain write protection lock: Neither of DWP bits is locked */
- IOMUXC_SetPinConfig(
- IOMUXC_GPIO_AD_25_LPUART1_RXD, /* GPIO_AD_25 PAD functional properties : */
- 0x02U); /* Slew Rate Field: Slow Slew Rate
- Drive Strength Field: high drive strength
- Pull / Keep Select Field: Pull Disable, Highz
- Pull Up / Down Config. Field: Weak pull down
- Open Drain Field: Disabled
- Domain write protection: Both cores are allowed
- Domain write protection lock: Neither of DWP bits is locked */
- IOMUXC_SetPinConfig(
- IOMUXC_GPIO_DISP_B2_07_ARM_TRACE_SWO, /* GPIO_DISP_B2_07 PAD functional properties : */
- 0x02U); /* Slew Rate Field: Slow Slew Rate
- Drive Strength Field: high drive strength
- Pull / Keep Select Field: Pull Disable, Highz
- Pull Up / Down Config. Field: Weak pull down
- Open Drain Field: Disabled
- Domain write protection: Both cores are allowed
- Domain write protection lock: Neither of DWP bits is locked */
- }
- /***********************************************************************************************************************
- * EOF
- **********************************************************************************************************************/
|