fsl_gpt.c 4.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114
  1. /*
  2. * Copyright (c) 2015, Freescale Semiconductor, Inc.
  3. * Copyright 2016-2017 NXP
  4. *
  5. * Redistribution and use in source and binary forms, with or without modification,
  6. * are permitted provided that the following conditions are met:
  7. *
  8. * o Redistributions of source code must retain the above copyright notice, this list
  9. * of conditions and the following disclaimer.
  10. *
  11. * o Redistributions in binary form must reproduce the above copyright notice, this
  12. * list of conditions and the following disclaimer in the documentation and/or
  13. * other materials provided with the distribution.
  14. *
  15. * o Neither the name of the copyright holder nor the names of its
  16. * contributors may be used to endorse or promote products derived from this
  17. * software without specific prior written permission.
  18. *
  19. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
  20. * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  21. * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  22. * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
  23. * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
  24. * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
  25. * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
  26. * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  27. * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
  28. * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  29. */
  30. #include "fsl_gpt.h"
  31. /*******************************************************************************
  32. * Prototypes
  33. ******************************************************************************/
  34. /*******************************************************************************
  35. * Variables
  36. ******************************************************************************/
  37. /*! @brief Pointers to GPT bases for each instance. */
  38. static GPT_Type *const s_gptBases[] = GPT_BASE_PTRS;
  39. #if !(defined(FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL) && FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL)
  40. /*! @brief Pointers to GPT clocks for each instance. */
  41. static const clock_ip_name_t s_gptClocks[] = GPT_CLOCKS;
  42. #endif /* FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL */
  43. /*******************************************************************************
  44. * Code
  45. ******************************************************************************/
  46. static uint32_t GPT_GetInstance(GPT_Type *base)
  47. {
  48. uint32_t instance;
  49. /* Find the instance index from base address mappings. */
  50. for (instance = 0U; instance < ARRAY_SIZE(s_gptBases); instance++)
  51. {
  52. if (s_gptBases[instance] == base)
  53. {
  54. break;
  55. }
  56. }
  57. assert(instance < ARRAY_SIZE(s_gptBases));
  58. return instance;
  59. }
  60. void GPT_Init(GPT_Type *base, const gpt_config_t *initConfig)
  61. {
  62. assert(initConfig);
  63. #if !(defined(FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL) && FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL)
  64. /* Ungate the GPT clock*/
  65. CLOCK_EnableClock(s_gptClocks[GPT_GetInstance(base)]);
  66. #endif /* FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL */
  67. base->CR = 0U;
  68. GPT_SoftwareReset(base);
  69. base->CR =
  70. (initConfig->enableFreeRun ? GPT_CR_FRR_MASK : 0U) | (initConfig->enableRunInWait ? GPT_CR_WAITEN_MASK : 0U) |
  71. (initConfig->enableRunInStop ? GPT_CR_STOPEN_MASK : 0U) |
  72. (initConfig->enableRunInDoze ? GPT_CR_DOZEEN_MASK : 0U) |
  73. (initConfig->enableRunInDbg ? GPT_CR_DBGEN_MASK : 0U) | (initConfig->enableMode ? GPT_CR_ENMOD_MASK : 0U);
  74. GPT_SetClockSource(base, initConfig->clockSource);
  75. GPT_SetClockDivider(base, initConfig->divider);
  76. }
  77. void GPT_Deinit(GPT_Type *base)
  78. {
  79. /* Disable GPT timers */
  80. base->CR = 0U;
  81. #if !(defined(FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL) && FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL)
  82. /* Gate the GPT clock*/
  83. CLOCK_DisableClock(s_gptClocks[GPT_GetInstance(base)]);
  84. #endif /* FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL */
  85. }
  86. void GPT_GetDefaultConfig(gpt_config_t *config)
  87. {
  88. assert(config);
  89. config->clockSource = kGPT_ClockSource_Periph;
  90. config->divider = 1U;
  91. config->enableRunInStop = true;
  92. config->enableRunInWait = true;
  93. config->enableRunInDoze = false;
  94. config->enableRunInDbg = false;
  95. config->enableFreeRun = false;
  96. config->enableMode = true;
  97. }