startup_air32f10x.s 17 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452
  1. ;******************** (C) COPYRIGHT ********************
  2. ;* File Name : startup_air32f10x.s
  3. ;* Author : MCD Application Team
  4. ;* Version : V3.5.0
  5. ;* Date :
  6. ;* Description : air32F10x High Density Devices vector table for MDK-ARM
  7. ;*******************************************************************************
  8. ;*******************************************************************************
  9. ; Amount of memory (in bytes) allocated for Stack
  10. ; Tailor this value to your application needs
  11. ; <h> Stack Configuration
  12. ; <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
  13. ; </h>
  14. Stack_Size EQU 0x00000400
  15. AREA STACK, NOINIT, READWRITE, ALIGN=3
  16. Stack_Mem SPACE Stack_Size
  17. __initial_sp
  18. ; <h> Heap Configuration
  19. ; <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
  20. ; </h>
  21. Heap_Size EQU 0x00000000
  22. AREA HEAP, NOINIT, READWRITE, ALIGN=3
  23. __heap_base
  24. Heap_Mem SPACE Heap_Size
  25. __heap_limit
  26. PRESERVE8
  27. THUMB
  28. ; Vector Table Mapped to Address 0 at Reset
  29. AREA RESET, DATA, READONLY
  30. EXPORT __Vectors
  31. EXPORT __Vectors_End
  32. EXPORT __Vectors_Size
  33. __Vectors DCD __initial_sp ; Top of Stack
  34. DCD Reset_Handler ; Reset Handler
  35. DCD NMI_Handler ; NMI Handler
  36. DCD HardFault_Handler ; Hard Fault Handler
  37. DCD MemManage_Handler ; MPU Fault Handler
  38. DCD BusFault_Handler ; Bus Fault Handler
  39. DCD UsageFault_Handler ; Usage Fault Handler
  40. DCD 0 ; Reserved
  41. DCD 0 ; Reserved
  42. DCD 0 ; Reserved
  43. DCD 0 ; Reserved
  44. DCD SVC_Handler ; SVCall Handler
  45. DCD DebugMon_Handler ; Debug Monitor Handler
  46. DCD 0 ; Reserved
  47. DCD PendSV_Handler ; PendSV Handler
  48. DCD SysTick_Handler ; SysTick Handler
  49. ; External Interrupts
  50. DCD WWDG_IRQHandler ; Window Watchdog
  51. DCD PVD_IRQHandler ; PVD through EXTI Line detect
  52. DCD TAMPER_IRQHandler ; Tamper
  53. DCD RTC_IRQHandler ; RTC
  54. DCD FLASH_IRQHandler ; Flash
  55. DCD RCC_IRQHandler ; RCC
  56. DCD EXTI0_IRQHandler ; EXTI Line 0
  57. DCD EXTI1_IRQHandler ; EXTI Line 1
  58. DCD EXTI2_IRQHandler ; EXTI Line 2
  59. DCD EXTI3_IRQHandler ; EXTI Line 3
  60. DCD EXTI4_IRQHandler ; EXTI Line 4
  61. DCD DMA1_Channel1_IRQHandler ; DMA1 Channel 1
  62. DCD DMA1_Channel2_IRQHandler ; DMA1 Channel 2
  63. DCD DMA1_Channel3_IRQHandler ; DMA1 Channel 3
  64. DCD DMA1_Channel4_IRQHandler ; DMA1 Channel 4
  65. DCD DMA1_Channel5_IRQHandler ; DMA1 Channel 5
  66. DCD DMA1_Channel6_IRQHandler ; DMA1 Channel 6
  67. DCD DMA1_Channel7_IRQHandler ; DMA1 Channel 7
  68. DCD ADC1_2_IRQHandler ; ADC1 & ADC2
  69. DCD USB_HP_CAN1_TX_IRQHandler ; USB High Priority or CAN1 TX
  70. DCD USB_LP_CAN1_RX0_IRQHandler ; USB Low Priority or CAN1 RX0
  71. DCD CAN1_RX1_IRQHandler ; CAN1 RX1
  72. DCD CAN1_SCE_IRQHandler ; CAN1 SCE
  73. DCD EXTI9_5_IRQHandler ; EXTI Line 9..5
  74. DCD TIM1_BRK_IRQHandler ; TIM1 Break
  75. DCD TIM1_UP_IRQHandler ; TIM1 Update
  76. DCD TIM1_TRG_COM_IRQHandler ; TIM1 Trigger and Commutation
  77. DCD TIM1_CC_IRQHandler ; TIM1 Capture Compare
  78. DCD TIM2_IRQHandler ; TIM2
  79. DCD TIM3_IRQHandler ; TIM3
  80. DCD TIM4_IRQHandler ; TIM4
  81. DCD I2C1_EV_IRQHandler ; I2C1 Event
  82. DCD I2C1_ER_IRQHandler ; I2C1 Error
  83. DCD I2C2_EV_IRQHandler ; I2C2 Event
  84. DCD I2C2_ER_IRQHandler ; I2C2 Error
  85. DCD SPI1_IRQHandler ; SPI1
  86. DCD SPI2_IRQHandler ; SPI2
  87. DCD USART1_IRQHandler ; USART1
  88. DCD USART2_IRQHandler ; USART2
  89. DCD USART3_IRQHandler ; USART3
  90. DCD EXTI15_10_IRQHandler ; EXTI Line 15..10
  91. DCD RTCAlarm_IRQHandler ; RTC Alarm through EXTI Line
  92. DCD USBWakeUp_IRQHandler ; USB Wakeup from suspend
  93. DCD TIM8_BRK_IRQHandler ; TIM8 Break
  94. DCD TIM8_UP_IRQHandler ; TIM8 Update
  95. DCD TIM8_TRG_COM_IRQHandler ; TIM8 Trigger and Commutation
  96. DCD TIM8_CC_IRQHandler ; TIM8 Capture Compare
  97. DCD ADC3_IRQHandler ; ADC3
  98. DCD FSMC_IRQHandler ; FSMC
  99. DCD SDIO_IRQHandler ; SDIO
  100. DCD TIM5_IRQHandler ; TIM5
  101. DCD SPI3_IRQHandler ; SPI3
  102. DCD UART4_IRQHandler ; UART4
  103. DCD UART5_IRQHandler ; UART5
  104. DCD TIM6_IRQHandler ; TIM6
  105. DCD TIM7_IRQHandler ; TIM7
  106. DCD DMA2_Channel1_IRQHandler ; DMA2 Channel1
  107. DCD DMA2_Channel2_IRQHandler ; DMA2 Channel2
  108. DCD DMA2_Channel3_IRQHandler ; DMA2 Channel3
  109. DCD DMA2_Channel4_5_IRQHandler ; DMA2 Channel4 & Channel5
  110. DCD 0 ; Reserved
  111. DCD 0 ; Reserved
  112. DCD 0 ; Reserved
  113. DCD 0 ; Reserved
  114. DCD 0 ; Reserved
  115. DCD 0 ; Reserved
  116. DCD 0 ; Reserved
  117. DCD 0 ; Reserved
  118. DCD SYMC_IRQHandler
  119. DCD RNG_IRQHandler
  120. DCD SENSOR_IRQHandler
  121. DCD 0
  122. DCD 0
  123. DCD 0
  124. DCD 0
  125. DCD 0
  126. DCD 0
  127. DCD 0
  128. DCD 0
  129. DCD 0
  130. DCD 0
  131. DCD 0
  132. DCD 0
  133. DCD 0
  134. DCD 0
  135. DCD 0
  136. DCD 0
  137. DCD 0
  138. DCD 0
  139. DCD 0
  140. DCD 0
  141. DCD 0
  142. DCD 0
  143. DCD 0
  144. DCD 0
  145. DCD 0
  146. DCD 0
  147. DCD 0
  148. DCD 0
  149. DCD 0
  150. DCD 0
  151. DCD 0
  152. DCD 0
  153. DCD 0
  154. DCD 0
  155. DCD 0
  156. DCD 0
  157. DCD 0
  158. DCD 0
  159. DCD 0
  160. DCD 0
  161. DCD 0
  162. DCD 0
  163. DCD 0
  164. DCD 0
  165. DCD 0
  166. DCD 0
  167. DCD 0
  168. DCD 0
  169. DCD 0
  170. ;DCD 0X20005000
  171. ;DCD BOOT_RAM
  172. __Vectors_End
  173. __Vectors_Size EQU __Vectors_End - __Vectors
  174. AREA |.text|, CODE, READONLY
  175. ;
  176. BOOT_RAM PROC
  177. EXPORT BOOT_RAM [WEAK]
  178. IMPORT __main
  179. IMPORT SystemInit
  180. LDR R0, =SystemInit
  181. BLX R0
  182. LDR R0, =__main
  183. BX R0
  184. ENDP
  185. ; Reset handler
  186. Reset_Handler PROC
  187. EXPORT Reset_Handler [WEAK]
  188. LDR R0,=0x400210F0
  189. MOV R1,#0x00000001
  190. STR R1,[R0]
  191. LDR R2,=0x40016C00
  192. LDR R3,=0xa7d93a86
  193. STR R3,[R2]
  194. LDR R3,=0xab12dfcd
  195. STR R3,[R2]
  196. LDR R3,=0xcded3526
  197. STR R3,[R2]
  198. LDR R3,=0x200183FF
  199. STR R3,[R2,#0x18]
  200. LDR R4,=0x4002228c
  201. LDR R5,=0xa5a5a5a5
  202. STR R5,[R4]
  203. ;lock
  204. LDR R2,=0x400210F0
  205. LDR R3,=0x00000000
  206. STR R3,[R2]
  207. LDR R2,=0x40016C00
  208. LDR R3,=0x5826c579
  209. STR R3,[R2]
  210. LDR R3,=0x54ed2032
  211. STR R3,[R2]
  212. LDR R3,=0x3212cad9
  213. STR R3,[R2]
  214. LDR R2,=0x4002228c
  215. LDR R3,=0x5a5a5a5a
  216. STR R3,[R2]
  217. MOV R1,#0x00000000
  218. IMPORT __main
  219. IMPORT SystemInit
  220. LDR R0, =SystemInit
  221. BLX R0
  222. LDR R0, =__main
  223. BX R0
  224. ENDP
  225. ; Dummy Exception Handlers (infinite loops which can be modified)
  226. NMI_Handler PROC
  227. EXPORT NMI_Handler [WEAK]
  228. B .
  229. ENDP
  230. HardFault_Handler\
  231. PROC
  232. EXPORT HardFault_Handler [WEAK]
  233. B .
  234. ENDP
  235. MemManage_Handler\
  236. PROC
  237. EXPORT MemManage_Handler [WEAK]
  238. B .
  239. ENDP
  240. BusFault_Handler\
  241. PROC
  242. EXPORT BusFault_Handler [WEAK]
  243. B .
  244. ENDP
  245. UsageFault_Handler\
  246. PROC
  247. EXPORT UsageFault_Handler [WEAK]
  248. B .
  249. ENDP
  250. SVC_Handler PROC
  251. EXPORT SVC_Handler [WEAK]
  252. B .
  253. ENDP
  254. DebugMon_Handler\
  255. PROC
  256. EXPORT DebugMon_Handler [WEAK]
  257. B .
  258. ENDP
  259. PendSV_Handler PROC
  260. EXPORT PendSV_Handler [WEAK]
  261. B .
  262. ENDP
  263. SysTick_Handler PROC
  264. EXPORT SysTick_Handler [WEAK]
  265. B .
  266. ENDP
  267. Default_Handler PROC
  268. EXPORT WWDG_IRQHandler [WEAK]
  269. EXPORT PVD_IRQHandler [WEAK]
  270. EXPORT TAMPER_IRQHandler [WEAK]
  271. EXPORT RTC_IRQHandler [WEAK]
  272. EXPORT FLASH_IRQHandler [WEAK]
  273. EXPORT RCC_IRQHandler [WEAK]
  274. EXPORT EXTI0_IRQHandler [WEAK]
  275. EXPORT EXTI1_IRQHandler [WEAK]
  276. EXPORT EXTI2_IRQHandler [WEAK]
  277. EXPORT EXTI3_IRQHandler [WEAK]
  278. EXPORT EXTI4_IRQHandler [WEAK]
  279. EXPORT DMA1_Channel1_IRQHandler [WEAK]
  280. EXPORT DMA1_Channel2_IRQHandler [WEAK]
  281. EXPORT DMA1_Channel3_IRQHandler [WEAK]
  282. EXPORT DMA1_Channel4_IRQHandler [WEAK]
  283. EXPORT DMA1_Channel5_IRQHandler [WEAK]
  284. EXPORT DMA1_Channel6_IRQHandler [WEAK]
  285. EXPORT DMA1_Channel7_IRQHandler [WEAK]
  286. EXPORT ADC1_2_IRQHandler [WEAK]
  287. EXPORT USB_HP_CAN1_TX_IRQHandler [WEAK]
  288. EXPORT USB_LP_CAN1_RX0_IRQHandler [WEAK]
  289. EXPORT CAN1_RX1_IRQHandler [WEAK]
  290. EXPORT CAN1_SCE_IRQHandler [WEAK]
  291. EXPORT EXTI9_5_IRQHandler [WEAK]
  292. EXPORT TIM1_BRK_IRQHandler [WEAK]
  293. EXPORT TIM1_UP_IRQHandler [WEAK]
  294. EXPORT TIM1_TRG_COM_IRQHandler [WEAK]
  295. EXPORT TIM1_CC_IRQHandler [WEAK]
  296. EXPORT TIM2_IRQHandler [WEAK]
  297. EXPORT TIM3_IRQHandler [WEAK]
  298. EXPORT TIM4_IRQHandler [WEAK]
  299. EXPORT I2C1_EV_IRQHandler [WEAK]
  300. EXPORT I2C1_ER_IRQHandler [WEAK]
  301. EXPORT I2C2_EV_IRQHandler [WEAK]
  302. EXPORT I2C2_ER_IRQHandler [WEAK]
  303. EXPORT SPI1_IRQHandler [WEAK]
  304. EXPORT SPI2_IRQHandler [WEAK]
  305. EXPORT USART1_IRQHandler [WEAK]
  306. EXPORT USART2_IRQHandler [WEAK]
  307. EXPORT USART3_IRQHandler [WEAK]
  308. EXPORT EXTI15_10_IRQHandler [WEAK]
  309. EXPORT RTCAlarm_IRQHandler [WEAK]
  310. EXPORT USBWakeUp_IRQHandler [WEAK]
  311. EXPORT TIM8_BRK_IRQHandler [WEAK]
  312. EXPORT TIM8_UP_IRQHandler [WEAK]
  313. EXPORT TIM8_TRG_COM_IRQHandler [WEAK]
  314. EXPORT TIM8_CC_IRQHandler [WEAK]
  315. EXPORT ADC3_IRQHandler [WEAK]
  316. EXPORT FSMC_IRQHandler [WEAK]
  317. EXPORT SDIO_IRQHandler [WEAK]
  318. EXPORT TIM5_IRQHandler [WEAK]
  319. EXPORT SPI3_IRQHandler [WEAK]
  320. EXPORT UART4_IRQHandler [WEAK]
  321. EXPORT UART5_IRQHandler [WEAK]
  322. EXPORT TIM6_IRQHandler [WEAK]
  323. EXPORT TIM7_IRQHandler [WEAK]
  324. EXPORT DMA2_Channel1_IRQHandler [WEAK]
  325. EXPORT DMA2_Channel2_IRQHandler [WEAK]
  326. EXPORT DMA2_Channel3_IRQHandler [WEAK]
  327. EXPORT DMA2_Channel4_5_IRQHandler [WEAK]
  328. EXPORT SYMC_IRQHandler [WEAK]
  329. EXPORT RNG_IRQHandler [WEAK]
  330. EXPORT SENSOR_IRQHandler [WEAK]
  331. WWDG_IRQHandler
  332. PVD_IRQHandler
  333. TAMPER_IRQHandler
  334. RTC_IRQHandler
  335. FLASH_IRQHandler
  336. RCC_IRQHandler
  337. EXTI0_IRQHandler
  338. EXTI1_IRQHandler
  339. EXTI2_IRQHandler
  340. EXTI3_IRQHandler
  341. EXTI4_IRQHandler
  342. DMA1_Channel1_IRQHandler
  343. DMA1_Channel2_IRQHandler
  344. DMA1_Channel3_IRQHandler
  345. DMA1_Channel4_IRQHandler
  346. DMA1_Channel5_IRQHandler
  347. DMA1_Channel6_IRQHandler
  348. DMA1_Channel7_IRQHandler
  349. ADC1_2_IRQHandler
  350. USB_HP_CAN1_TX_IRQHandler
  351. USB_LP_CAN1_RX0_IRQHandler
  352. CAN1_RX1_IRQHandler
  353. CAN1_SCE_IRQHandler
  354. EXTI9_5_IRQHandler
  355. TIM1_BRK_IRQHandler
  356. TIM1_UP_IRQHandler
  357. TIM1_TRG_COM_IRQHandler
  358. TIM1_CC_IRQHandler
  359. TIM2_IRQHandler
  360. TIM3_IRQHandler
  361. TIM4_IRQHandler
  362. I2C1_EV_IRQHandler
  363. I2C1_ER_IRQHandler
  364. I2C2_EV_IRQHandler
  365. I2C2_ER_IRQHandler
  366. SPI1_IRQHandler
  367. SPI2_IRQHandler
  368. USART1_IRQHandler
  369. USART2_IRQHandler
  370. USART3_IRQHandler
  371. EXTI15_10_IRQHandler
  372. RTCAlarm_IRQHandler
  373. USBWakeUp_IRQHandler
  374. TIM8_BRK_IRQHandler
  375. TIM8_UP_IRQHandler
  376. TIM8_TRG_COM_IRQHandler
  377. TIM8_CC_IRQHandler
  378. ADC3_IRQHandler
  379. FSMC_IRQHandler
  380. SDIO_IRQHandler
  381. TIM5_IRQHandler
  382. SPI3_IRQHandler
  383. UART4_IRQHandler
  384. UART5_IRQHandler
  385. TIM6_IRQHandler
  386. TIM7_IRQHandler
  387. DMA2_Channel1_IRQHandler
  388. DMA2_Channel2_IRQHandler
  389. DMA2_Channel3_IRQHandler
  390. DMA2_Channel4_5_IRQHandler
  391. SYMC_IRQHandler
  392. RNG_IRQHandler
  393. SENSOR_IRQHandler
  394. B .
  395. ENDP
  396. ALIGN
  397. ;*******************************************************************************
  398. ; User Stack and Heap initialization
  399. ;*******************************************************************************
  400. IF :DEF:__MICROLIB
  401. EXPORT __initial_sp
  402. EXPORT __heap_base
  403. EXPORT __heap_limit
  404. ELSE
  405. IMPORT __use_two_region_memory
  406. EXPORT __user_initial_stackheap
  407. __user_initial_stackheap
  408. LDR R0, = Heap_Mem
  409. LDR R1, =(Stack_Mem + Stack_Size)
  410. LDR R2, = (Heap_Mem + Heap_Size)
  411. LDR R3, = Stack_Mem
  412. BX LR
  413. ALIGN
  414. ENDIF
  415. END