drv_pwm.c 16 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643
  1. /*
  2. * Copyright (c) 2006-2021, RT-Thread Development Team
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. *
  6. * Change Logs:
  7. * Date Author Notes
  8. * 2018-12-13 zylx first version
  9. * 2021-01-23 thread-liu Fix the timer clock frequency doubling problem
  10. */
  11. #include <board.h>
  12. #ifdef RT_USING_PWM
  13. #include "drv_config.h"
  14. #include <drivers/rt_drv_pwm.h>
  15. //#define DRV_DEBUG
  16. #define LOG_TAG "drv.pwm"
  17. #include <drv_log.h>
  18. #define MAX_PERIOD 65535
  19. #define MIN_PERIOD 3
  20. #define MIN_PULSE 2
  21. extern void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  22. enum
  23. {
  24. #ifdef BSP_USING_PWM1
  25. PWM1_INDEX,
  26. #endif
  27. #ifdef BSP_USING_PWM2
  28. PWM2_INDEX,
  29. #endif
  30. #ifdef BSP_USING_PWM3
  31. PWM3_INDEX,
  32. #endif
  33. #ifdef BSP_USING_PWM4
  34. PWM4_INDEX,
  35. #endif
  36. #ifdef BSP_USING_PWM5
  37. PWM5_INDEX,
  38. #endif
  39. #ifdef BSP_USING_PWM6
  40. PWM6_INDEX,
  41. #endif
  42. #ifdef BSP_USING_PWM7
  43. PWM7_INDEX,
  44. #endif
  45. #ifdef BSP_USING_PWM8
  46. PWM8_INDEX,
  47. #endif
  48. #ifdef BSP_USING_PWM9
  49. PWM9_INDEX,
  50. #endif
  51. #ifdef BSP_USING_PWM10
  52. PWM10_INDEX,
  53. #endif
  54. #ifdef BSP_USING_PWM11
  55. PWM11_INDEX,
  56. #endif
  57. #ifdef BSP_USING_PWM12
  58. PWM12_INDEX,
  59. #endif
  60. #ifdef BSP_USING_PWM13
  61. PWM13_INDEX,
  62. #endif
  63. #ifdef BSP_USING_PWM14
  64. PWM14_INDEX,
  65. #endif
  66. #ifdef BSP_USING_PWM15
  67. PWM15_INDEX,
  68. #endif
  69. #ifdef BSP_USING_PWM16
  70. PWM16_INDEX,
  71. #endif
  72. #ifdef BSP_USING_PWM17
  73. PWM17_INDEX,
  74. #endif
  75. };
  76. struct stm32_pwm
  77. {
  78. struct rt_device_pwm pwm_device;
  79. TIM_HandleTypeDef tim_handle;
  80. rt_uint8_t channel;
  81. char *name;
  82. };
  83. static struct stm32_pwm stm32_pwm_obj[] =
  84. {
  85. #ifdef BSP_USING_PWM1
  86. PWM1_CONFIG,
  87. #endif
  88. #ifdef BSP_USING_PWM2
  89. PWM2_CONFIG,
  90. #endif
  91. #ifdef BSP_USING_PWM3
  92. PWM3_CONFIG,
  93. #endif
  94. #ifdef BSP_USING_PWM4
  95. PWM4_CONFIG,
  96. #endif
  97. #ifdef BSP_USING_PWM5
  98. PWM5_CONFIG,
  99. #endif
  100. #ifdef BSP_USING_PWM6
  101. PWM6_CONFIG,
  102. #endif
  103. #ifdef BSP_USING_PWM7
  104. PWM7_CONFIG,
  105. #endif
  106. #ifdef BSP_USING_PWM8
  107. PWM8_CONFIG,
  108. #endif
  109. #ifdef BSP_USING_PWM9
  110. PWM9_CONFIG,
  111. #endif
  112. #ifdef BSP_USING_PWM10
  113. PWM10_CONFIG,
  114. #endif
  115. #ifdef BSP_USING_PWM11
  116. PWM11_CONFIG,
  117. #endif
  118. #ifdef BSP_USING_PWM12
  119. PWM12_CONFIG,
  120. #endif
  121. #ifdef BSP_USING_PWM13
  122. PWM13_CONFIG,
  123. #endif
  124. #ifdef BSP_USING_PWM14
  125. PWM14_CONFIG,
  126. #endif
  127. #ifdef BSP_USING_PWM15
  128. PWM15_CONFIG,
  129. #endif
  130. #ifdef BSP_USING_PWM16
  131. PWM16_CONFIG,
  132. #endif
  133. #ifdef BSP_USING_PWM17
  134. PWM17_CONFIG,
  135. #endif
  136. };
  137. /* APBx timer clocks frequency doubler state related to APB1CLKDivider value */
  138. static void pclkx_doubler_get(rt_uint32_t *pclk1_doubler, rt_uint32_t *pclk2_doubler)
  139. {
  140. uint32_t flatency = 0;
  141. RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  142. RT_ASSERT(pclk1_doubler != RT_NULL);
  143. RT_ASSERT(pclk1_doubler != RT_NULL);
  144. HAL_RCC_GetClockConfig(&RCC_ClkInitStruct, &flatency);
  145. *pclk1_doubler = 1;
  146. *pclk2_doubler = 1;
  147. #if defined(SOC_SERIES_STM32MP1)
  148. if (RCC_ClkInitStruct.APB1_Div != RCC_APB1_DIV1)
  149. {
  150. *pclk1_doubler = 2;
  151. }
  152. if (RCC_ClkInitStruct.APB2_Div != RCC_APB2_DIV1)
  153. {
  154. *pclk2_doubler = 2;
  155. }
  156. #else
  157. if (RCC_ClkInitStruct.APB1CLKDivider != RCC_HCLK_DIV1)
  158. {
  159. *pclk1_doubler = 2;
  160. }
  161. #if !defined(SOC_SERIES_STM32F0) && !defined(SOC_SERIES_STM32G0)
  162. if (RCC_ClkInitStruct.APB2CLKDivider != RCC_HCLK_DIV1)
  163. {
  164. *pclk2_doubler = 2;
  165. }
  166. #endif
  167. #endif
  168. }
  169. static rt_err_t drv_pwm_control(struct rt_device_pwm *device, int cmd, void *arg);
  170. static struct rt_pwm_ops drv_ops =
  171. {
  172. drv_pwm_control
  173. };
  174. static rt_err_t drv_pwm_enable(TIM_HandleTypeDef *htim, struct rt_pwm_configuration *configuration, rt_bool_t enable)
  175. {
  176. /* Converts the channel number to the channel number of Hal library */
  177. rt_uint32_t channel = 0x04 * (configuration->channel - 1);
  178. if (!configuration->complementary)
  179. {
  180. if (!enable)
  181. {
  182. HAL_TIM_PWM_Stop(htim, channel);
  183. }
  184. else
  185. {
  186. HAL_TIM_PWM_Start(htim, channel);
  187. }
  188. }
  189. else if (configuration->complementary)
  190. {
  191. if (!enable)
  192. {
  193. HAL_TIMEx_PWMN_Stop(htim, channel);
  194. }
  195. else
  196. {
  197. HAL_TIMEx_PWMN_Start(htim, channel);
  198. }
  199. }
  200. return RT_EOK;
  201. }
  202. static rt_err_t drv_pwm_get(TIM_HandleTypeDef *htim, struct rt_pwm_configuration *configuration)
  203. {
  204. /* Converts the channel number to the channel number of Hal library */
  205. rt_uint32_t channel = 0x04 * (configuration->channel - 1);
  206. rt_uint64_t tim_clock;
  207. rt_uint32_t pclk1_doubler, pclk2_doubler;
  208. pclkx_doubler_get(&pclk1_doubler, &pclk2_doubler);
  209. #if defined(SOC_SERIES_STM32F2) || defined(SOC_SERIES_STM32F4) || defined(SOC_SERIES_STM32F7)
  210. if (htim->Instance == TIM9 || htim->Instance == TIM10 || htim->Instance == TIM11)
  211. #elif defined(SOC_SERIES_STM32L4) || defined(SOC_SERIES_STM32H7)
  212. if (htim->Instance == TIM15 || htim->Instance == TIM16 || htim->Instance == TIM17)
  213. #elif defined(SOC_SERIES_STM32MP1)
  214. if (htim->Instance == TIM4)
  215. #elif defined(SOC_SERIES_STM32F1) || defined(SOC_SERIES_STM32F0) || defined(SOC_SERIES_STM32G0)
  216. if (0)
  217. #endif
  218. {
  219. #if !defined(SOC_SERIES_STM32F0) && !defined(SOC_SERIES_STM32G0)
  220. tim_clock = (rt_uint32_t)(HAL_RCC_GetPCLK2Freq() * pclk2_doubler);
  221. #endif
  222. }
  223. else
  224. {
  225. tim_clock = (rt_uint32_t)(HAL_RCC_GetPCLK1Freq() * pclk1_doubler);
  226. }
  227. if (__HAL_TIM_GET_CLOCKDIVISION(htim) == TIM_CLOCKDIVISION_DIV2)
  228. {
  229. tim_clock = tim_clock / 2;
  230. }
  231. else if (__HAL_TIM_GET_CLOCKDIVISION(htim) == TIM_CLOCKDIVISION_DIV4)
  232. {
  233. tim_clock = tim_clock / 4;
  234. }
  235. /* Convert nanosecond to frequency and duty cycle. 1s = 1 * 1000 * 1000 * 1000 ns */
  236. tim_clock /= 1000000UL;
  237. configuration->period = (__HAL_TIM_GET_AUTORELOAD(htim) + 1) * (htim->Instance->PSC + 1) * 1000UL / tim_clock;
  238. configuration->pulse = (__HAL_TIM_GET_COMPARE(htim, channel) + 1) * (htim->Instance->PSC + 1) * 1000UL / tim_clock;
  239. return RT_EOK;
  240. }
  241. static rt_err_t drv_pwm_set(TIM_HandleTypeDef *htim, struct rt_pwm_configuration *configuration)
  242. {
  243. rt_uint32_t period, pulse;
  244. rt_uint64_t tim_clock, psc;
  245. rt_uint32_t pclk1_doubler, pclk2_doubler;
  246. /* Converts the channel number to the channel number of Hal library */
  247. rt_uint32_t channel = 0x04 * (configuration->channel - 1);
  248. pclkx_doubler_get(&pclk1_doubler, &pclk2_doubler);
  249. #if defined(SOC_SERIES_STM32F2) || defined(SOC_SERIES_STM32F4) || defined(SOC_SERIES_STM32F7)
  250. if (htim->Instance == TIM9 || htim->Instance == TIM10 || htim->Instance == TIM11)
  251. #elif defined(SOC_SERIES_STM32L4) || defined(SOC_SERIES_STM32H7)|| defined(SOC_SERIES_STM32F3)
  252. if (htim->Instance == TIM15 || htim->Instance == TIM16 || htim->Instance == TIM17)
  253. #elif defined(SOC_SERIES_STM32MP1)
  254. if (htim->Instance == TIM4)
  255. #elif defined(SOC_SERIES_STM32F1) || defined(SOC_SERIES_STM32F0) || defined(SOC_SERIES_STM32G0)
  256. if (0)
  257. #endif
  258. {
  259. #if !defined(SOC_SERIES_STM32F0) && !defined(SOC_SERIES_STM32G0)
  260. tim_clock = (rt_uint32_t)(HAL_RCC_GetPCLK2Freq() * pclk2_doubler);
  261. #endif
  262. }
  263. else
  264. {
  265. tim_clock = (rt_uint32_t)(HAL_RCC_GetPCLK1Freq() * pclk1_doubler);
  266. }
  267. /* Convert nanosecond to frequency and duty cycle. 1s = 1 * 1000 * 1000 * 1000 ns */
  268. tim_clock /= 1000000UL;
  269. period = (unsigned long long)configuration->period * tim_clock / 1000ULL ;
  270. psc = period / MAX_PERIOD + 1;
  271. period = period / psc;
  272. __HAL_TIM_SET_PRESCALER(htim, psc - 1);
  273. if (period < MIN_PERIOD)
  274. {
  275. period = MIN_PERIOD;
  276. }
  277. __HAL_TIM_SET_AUTORELOAD(htim, period - 1);
  278. pulse = (unsigned long long)configuration->pulse * tim_clock / psc / 1000ULL;
  279. if (pulse < MIN_PULSE)
  280. {
  281. pulse = MIN_PULSE;
  282. }
  283. else if (pulse > period)
  284. {
  285. pulse = period;
  286. }
  287. __HAL_TIM_SET_COMPARE(htim, channel, pulse - 1);
  288. /* If you want the PWM setting to take effect immediately,
  289. please uncommon the following code, but it will cause the last PWM cycle not complete. */
  290. //__HAL_TIM_SET_COUNTER(htim, 0);
  291. //HAL_TIM_GenerateEvent(htim, TIM_EVENTSOURCE_UPDATE); /* Update frequency value */
  292. return RT_EOK;
  293. }
  294. static rt_err_t drv_pwm_control(struct rt_device_pwm *device, int cmd, void *arg)
  295. {
  296. struct rt_pwm_configuration *configuration = (struct rt_pwm_configuration *)arg;
  297. TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)device->parent.user_data;
  298. switch (cmd)
  299. {
  300. case PWMN_CMD_ENABLE:
  301. configuration->complementary = RT_TRUE;
  302. case PWM_CMD_ENABLE:
  303. return drv_pwm_enable(htim, configuration, RT_TRUE);
  304. case PWMN_CMD_DISABLE:
  305. configuration->complementary = RT_FALSE;
  306. case PWM_CMD_DISABLE:
  307. return drv_pwm_enable(htim, configuration, RT_FALSE);
  308. case PWM_CMD_SET:
  309. return drv_pwm_set(htim, configuration);
  310. case PWM_CMD_GET:
  311. return drv_pwm_get(htim, configuration);
  312. default:
  313. return RT_EINVAL;
  314. }
  315. }
  316. static rt_err_t stm32_hw_pwm_init(struct stm32_pwm *device)
  317. {
  318. rt_err_t result = RT_EOK;
  319. TIM_HandleTypeDef *tim = RT_NULL;
  320. TIM_OC_InitTypeDef oc_config = {0};
  321. TIM_MasterConfigTypeDef master_config = {0};
  322. TIM_ClockConfigTypeDef clock_config = {0};
  323. RT_ASSERT(device != RT_NULL);
  324. tim = (TIM_HandleTypeDef *)&device->tim_handle;
  325. /* configure the timer to pwm mode */
  326. tim->Init.Prescaler = 0;
  327. tim->Init.CounterMode = TIM_COUNTERMODE_UP;
  328. tim->Init.Period = 0;
  329. tim->Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  330. #if defined(SOC_SERIES_STM32F1) || defined(SOC_SERIES_STM32L4)
  331. tim->Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  332. #endif
  333. if (HAL_TIM_Base_Init(tim) != HAL_OK)
  334. {
  335. LOG_E("%s pwm init failed", device->name);
  336. result = -RT_ERROR;
  337. goto __exit;
  338. }
  339. if (HAL_TIM_PWM_Init(tim) != HAL_OK)
  340. {
  341. LOG_E("%s pwm init failed", device->name);
  342. result = -RT_ERROR;
  343. goto __exit;
  344. }
  345. clock_config.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  346. if (HAL_TIM_ConfigClockSource(tim, &clock_config) != HAL_OK)
  347. {
  348. LOG_E("%s clock init failed", device->name);
  349. result = -RT_ERROR;
  350. goto __exit;
  351. }
  352. master_config.MasterOutputTrigger = TIM_TRGO_RESET;
  353. master_config.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  354. if (HAL_TIMEx_MasterConfigSynchronization(tim, &master_config) != HAL_OK)
  355. {
  356. LOG_E("%s master config failed", device->name);
  357. result = -RT_ERROR;
  358. goto __exit;
  359. }
  360. oc_config.OCMode = TIM_OCMODE_PWM1;
  361. oc_config.Pulse = 0;
  362. oc_config.OCPolarity = TIM_OCPOLARITY_HIGH;
  363. oc_config.OCFastMode = TIM_OCFAST_DISABLE;
  364. oc_config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  365. oc_config.OCIdleState = TIM_OCIDLESTATE_RESET;
  366. /* config pwm channel */
  367. if (device->channel & 0x01)
  368. {
  369. if (HAL_TIM_PWM_ConfigChannel(tim, &oc_config, TIM_CHANNEL_1) != HAL_OK)
  370. {
  371. LOG_E("%s channel1 config failed", device->name);
  372. result = -RT_ERROR;
  373. goto __exit;
  374. }
  375. }
  376. if (device->channel & 0x02)
  377. {
  378. if (HAL_TIM_PWM_ConfigChannel(tim, &oc_config, TIM_CHANNEL_2) != HAL_OK)
  379. {
  380. LOG_E("%s channel2 config failed", device->name);
  381. result = -RT_ERROR;
  382. goto __exit;
  383. }
  384. }
  385. if (device->channel & 0x04)
  386. {
  387. if (HAL_TIM_PWM_ConfigChannel(tim, &oc_config, TIM_CHANNEL_3) != HAL_OK)
  388. {
  389. LOG_E("%s channel3 config failed", device->name);
  390. result = -RT_ERROR;
  391. goto __exit;
  392. }
  393. }
  394. if (device->channel & 0x08)
  395. {
  396. if (HAL_TIM_PWM_ConfigChannel(tim, &oc_config, TIM_CHANNEL_4) != HAL_OK)
  397. {
  398. LOG_E("%s channel4 config failed", device->name);
  399. result = -RT_ERROR;
  400. goto __exit;
  401. }
  402. }
  403. /* pwm pin configuration */
  404. HAL_TIM_MspPostInit(tim);
  405. /* enable update request source */
  406. __HAL_TIM_URS_ENABLE(tim);
  407. __exit:
  408. return result;
  409. }
  410. static void pwm_get_channel(void)
  411. {
  412. #ifdef BSP_USING_PWM1_CH1
  413. stm32_pwm_obj[PWM1_INDEX].channel |= 1 << 0;
  414. #endif
  415. #ifdef BSP_USING_PWM1_CH2
  416. stm32_pwm_obj[PWM1_INDEX].channel |= 1 << 1;
  417. #endif
  418. #ifdef BSP_USING_PWM1_CH3
  419. stm32_pwm_obj[PWM1_INDEX].channel |= 1 << 2;
  420. #endif
  421. #ifdef BSP_USING_PWM1_CH4
  422. stm32_pwm_obj[PWM1_INDEX].channel |= 1 << 3;
  423. #endif
  424. #ifdef BSP_USING_PWM2_CH1
  425. stm32_pwm_obj[PWM2_INDEX].channel |= 1 << 0;
  426. #endif
  427. #ifdef BSP_USING_PWM2_CH2
  428. stm32_pwm_obj[PWM2_INDEX].channel |= 1 << 1;
  429. #endif
  430. #ifdef BSP_USING_PWM2_CH3
  431. stm32_pwm_obj[PWM2_INDEX].channel |= 1 << 2;
  432. #endif
  433. #ifdef BSP_USING_PWM2_CH4
  434. stm32_pwm_obj[PWM2_INDEX].channel |= 1 << 3;
  435. #endif
  436. #ifdef BSP_USING_PWM3_CH1
  437. stm32_pwm_obj[PWM3_INDEX].channel |= 1 << 0;
  438. #endif
  439. #ifdef BSP_USING_PWM3_CH2
  440. stm32_pwm_obj[PWM3_INDEX].channel |= 1 << 1;
  441. #endif
  442. #ifdef BSP_USING_PWM3_CH3
  443. stm32_pwm_obj[PWM3_INDEX].channel |= 1 << 2;
  444. #endif
  445. #ifdef BSP_USING_PWM3_CH4
  446. stm32_pwm_obj[PWM3_INDEX].channel |= 1 << 3;
  447. #endif
  448. #ifdef BSP_USING_PWM4_CH1
  449. stm32_pwm_obj[PWM4_INDEX].channel |= 1 << 0;
  450. #endif
  451. #ifdef BSP_USING_PWM4_CH2
  452. stm32_pwm_obj[PWM4_INDEX].channel |= 1 << 1;
  453. #endif
  454. #ifdef BSP_USING_PWM4_CH3
  455. stm32_pwm_obj[PWM4_INDEX].channel |= 1 << 2;
  456. #endif
  457. #ifdef BSP_USING_PWM4_CH4
  458. stm32_pwm_obj[PWM4_INDEX].channel |= 1 << 3;
  459. #endif
  460. #ifdef BSP_USING_PWM5_CH1
  461. stm32_pwm_obj[PWM5_INDEX].channel |= 1 << 0;
  462. #endif
  463. #ifdef BSP_USING_PWM5_CH2
  464. stm32_pwm_obj[PWM5_INDEX].channel |= 1 << 1;
  465. #endif
  466. #ifdef BSP_USING_PWM5_CH3
  467. stm32_pwm_obj[PWM5_INDEX].channel |= 1 << 2;
  468. #endif
  469. #ifdef BSP_USING_PWM5_CH4
  470. stm32_pwm_obj[PWM5_INDEX].channel |= 1 << 3;
  471. #endif
  472. #ifdef BSP_USING_PWM6_CH1
  473. stm32_pwm_obj[PWM6_INDEX].channel |= 1 << 0;
  474. #endif
  475. #ifdef BSP_USING_PWM6_CH2
  476. stm32_pwm_obj[PWM6_INDEX].channel |= 1 << 1;
  477. #endif
  478. #ifdef BSP_USING_PWM6_CH3
  479. stm32_pwm_obj[PWM6_INDEX].channel |= 1 << 2;
  480. #endif
  481. #ifdef BSP_USING_PWM6_CH4
  482. stm32_pwm_obj[PWM6_INDEX].channel |= 1 << 3;
  483. #endif
  484. #ifdef BSP_USING_PWM7_CH1
  485. stm32_pwm_obj[PWM7_INDEX].channel |= 1 << 0;
  486. #endif
  487. #ifdef BSP_USING_PWM7_CH2
  488. stm32_pwm_obj[PWM7_INDEX].channel |= 1 << 1;
  489. #endif
  490. #ifdef BSP_USING_PWM7_CH3
  491. stm32_pwm_obj[PWM7_INDEX].channel |= 1 << 2;
  492. #endif
  493. #ifdef BSP_USING_PWM7_CH4
  494. stm32_pwm_obj[PWM7_INDEX].channel |= 1 << 3;
  495. #endif
  496. #ifdef BSP_USING_PWM8_CH1
  497. stm32_pwm_obj[PWM8_INDEX].channel |= 1 << 0;
  498. #endif
  499. #ifdef BSP_USING_PWM8_CH2
  500. stm32_pwm_obj[PWM8_INDEX].channel |= 1 << 1;
  501. #endif
  502. #ifdef BSP_USING_PWM8_CH3
  503. stm32_pwm_obj[PWM8_INDEX].channel |= 1 << 2;
  504. #endif
  505. #ifdef BSP_USING_PWM8_CH4
  506. stm32_pwm_obj[PWM8_INDEX].channel |= 1 << 3;
  507. #endif
  508. #ifdef BSP_USING_PWM9_CH1
  509. stm32_pwm_obj[PWM9_INDEX].channel |= 1 << 0;
  510. #endif
  511. #ifdef BSP_USING_PWM9_CH2
  512. stm32_pwm_obj[PWM9_INDEX].channel |= 1 << 1;
  513. #endif
  514. #ifdef BSP_USING_PWM9_CH3
  515. stm32_pwm_obj[PWM9_INDEX].channel |= 1 << 2;
  516. #endif
  517. #ifdef BSP_USING_PWM9_CH4
  518. stm32_pwm_obj[PWM9_INDEX].channel |= 1 << 3;
  519. #endif
  520. #ifdef BSP_USING_PWM10_CH1
  521. stm32_pwm_obj[PWM10_INDEX].channel |= 1 << 0;
  522. #endif
  523. #ifdef BSP_USING_PWM11_CH1
  524. stm32_pwm_obj[PWM11_INDEX].channel |= 1 << 0;
  525. #endif
  526. #ifdef BSP_USING_PWM12_CH1
  527. stm32_pwm_obj[PWM12_INDEX].channel |= 1 << 0;
  528. #endif
  529. #ifdef BSP_USING_PWM12_CH2
  530. stm32_pwm_obj[PWM12_INDEX].channel |= 1 << 1;
  531. #endif
  532. #ifdef BSP_USING_PWM16_CH1
  533. stm32_pwm_obj[PWM16_INDEX].channel |= 1 << 0;
  534. #endif
  535. #ifdef BSP_USING_PWM17_CH1
  536. stm32_pwm_obj[PWM17_INDEX].channel |= 1 << 0;
  537. #endif
  538. }
  539. static int stm32_pwm_init(void)
  540. {
  541. int i = 0;
  542. int result = RT_EOK;
  543. pwm_get_channel();
  544. for (i = 0; i < sizeof(stm32_pwm_obj) / sizeof(stm32_pwm_obj[0]); i++)
  545. {
  546. /* pwm init */
  547. if (stm32_hw_pwm_init(&stm32_pwm_obj[i]) != RT_EOK)
  548. {
  549. LOG_E("%s init failed", stm32_pwm_obj[i].name);
  550. result = -RT_ERROR;
  551. goto __exit;
  552. }
  553. else
  554. {
  555. LOG_D("%s init success", stm32_pwm_obj[i].name);
  556. /* register pwm device */
  557. if (rt_device_pwm_register(&stm32_pwm_obj[i].pwm_device, stm32_pwm_obj[i].name, &drv_ops, &stm32_pwm_obj[i].tim_handle) == RT_EOK)
  558. {
  559. LOG_D("%s register success", stm32_pwm_obj[i].name);
  560. }
  561. else
  562. {
  563. LOG_E("%s register failed", stm32_pwm_obj[i].name);
  564. result = -RT_ERROR;
  565. }
  566. }
  567. }
  568. __exit:
  569. return result;
  570. }
  571. INIT_DEVICE_EXPORT(stm32_pwm_init);
  572. #endif /* RT_USING_PWM */