Kconfig 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476
  1. mainmenu "RT-Thread Configuration"
  2. config $BSP_DIR
  3. string
  4. option env="BSP_ROOT"
  5. default "."
  6. config $RTT_DIR
  7. string
  8. option env="RTT_ROOT"
  9. default "../.."
  10. config $PKGS_DIR
  11. string
  12. option env="PKGS_ROOT"
  13. default "packages"
  14. source "$RTT_DIR/Kconfig"
  15. source "$PKGS_DIR/Kconfig"
  16. choice
  17. prompt "Device type"
  18. default SOC_STM32F401RC
  19. config SOC_STM32F405RG
  20. bool "STM32F405RG"
  21. config SOC_STM32F405VG
  22. bool "STM32F405VG"
  23. config SOC_STM32F405ZG
  24. bool "STM32F405ZG"
  25. config SOC_STM32F415RG
  26. bool "STM32F415RG"
  27. config SOC_STM32F415VG
  28. bool "STM32F415VG"
  29. config SOC_STM32F415ZG
  30. bool "STM32F415ZG"
  31. config SOC_STM32F407VG
  32. bool "STM32F407VG"
  33. config SOC_STM32F407VE
  34. bool "STM32F407VE"
  35. config SOC_STM32F407ZG
  36. bool "STM32F407ZG"
  37. config SOC_STM32F407ZE
  38. bool "STM32F407ZE"
  39. config SOC_STM32F407IG
  40. bool "STM32F407IG"
  41. config SOC_STM32F407IE
  42. bool "STM32F407IE"
  43. config SOC_STM32F417VG
  44. bool "STM32F417VG"
  45. config SOC_STM32F417VE
  46. bool "STM32F417VE"
  47. config SOC_STM32F417ZG
  48. bool "STM32F417ZG"
  49. config SOC_STM32F417ZE
  50. bool "STM32F417ZE"
  51. config SOC_STM32F417IG
  52. bool "STM32F417IG"
  53. config SOC_STM32F417IE
  54. bool "STM32F417IE"
  55. config SOC_STM32F427VG
  56. bool "STM32F427VG"
  57. config SOC_STM32F427VI
  58. bool "STM32F427VI"
  59. config SOC_STM32F427ZG
  60. bool "STM32F427ZG"
  61. config SOC_STM32F427ZI
  62. bool "STM32F427ZI"
  63. config SOC_STM32F427IG
  64. bool "STM32F427IG"
  65. config SOC_STM32F427II
  66. bool "STM32F427II"
  67. config SOC_STM32F437VG
  68. bool "STM32F437VG"
  69. config SOC_STM32F437VI
  70. bool "STM32F437VI"
  71. config SOC_STM32F437ZG
  72. bool "STM32F437ZG"
  73. config SOC_STM32F437ZI
  74. bool "STM32F437ZI"
  75. config SOC_STM32F437IG
  76. bool "STM32F437IG"
  77. config SOC_STM32F437II
  78. bool "STM32F437II"
  79. config SOC_STM32F429VG
  80. bool "STM32F429VG"
  81. config SOC_STM32F429VI
  82. bool "STM32F429VI"
  83. config SOC_STM32F429ZG
  84. bool "STM32F429ZG"
  85. config SOC_STM32F429ZI
  86. bool "STM32F429ZI"
  87. config SOC_STM32F429BG
  88. bool "STM32F429BG"
  89. config SOC_STM32F429BI
  90. bool "STM32F429BI"
  91. config SOC_STM32F429NG
  92. bool "STM32F429NG"
  93. config SOC_STM32F429NI
  94. bool "STM32F429NI"
  95. config SOC_STM32F429IG
  96. bool "STM32F429IG"
  97. config SOC_STM32F429II
  98. bool "STM32F429II"
  99. config SOC_STM32F439VG
  100. bool "STM32F439VG"
  101. config SOC_STM32F439VI
  102. bool "STM32F439VI"
  103. config SOC_STM32F439ZG
  104. bool "STM32F439ZG"
  105. config SOC_STM32F439ZI
  106. bool "STM32F439ZI"
  107. config SOC_STM32F439BG
  108. bool "STM32F439BG"
  109. config SOC_STM32F439BI
  110. bool "STM32F439BI"
  111. config SOC_STM32F439NG
  112. bool "STM32F439NG"
  113. config SOC_STM32F439NI
  114. bool "STM32F439NI"
  115. config SOC_STM32F439IG
  116. bool "STM32F439IG"
  117. config SOC_STM32F439II
  118. bool "STM32F439II"
  119. config SOC_STM32F401CB
  120. bool "STM32F401CB"
  121. config SOC_STM32F401CC
  122. bool "STM32F401CC"
  123. config SOC_STM32F401RB
  124. bool "STM32F401RB"
  125. config SOC_STM32F401RC
  126. bool "STM32F401RC"
  127. config SOC_STM32F401VB
  128. bool "STM32F401VB"
  129. config SOC_STM32F401VC
  130. bool "STM32F401VC"
  131. config SOC_STM32F401CD
  132. bool "STM32F401CD"
  133. config SOC_STM32F401RD
  134. bool "STM32F401RD"
  135. config SOC_STM32F401VD
  136. bool "STM32F401VD"
  137. config SOC_STM32F401CE
  138. bool "STM32F401CE"
  139. config SOC_STM32F401RE
  140. bool "STM32F401RE"
  141. config SOC_STM32F401VE
  142. bool "STM32F401VE"
  143. config SOC_STM32F410T8
  144. bool "STM32F410T8"
  145. config SOC_STM32F410TB
  146. bool "STM32F410TB"
  147. config SOC_STM32F410C8
  148. bool "STM32F410C8"
  149. config SOC_STM32F410CB
  150. bool "STM32F410CB"
  151. config SOC_STM32F410R8
  152. bool "STM32F410R8"
  153. config SOC_STM32F410RB
  154. bool "STM32F410RB"
  155. config SOC_STM32F411CC
  156. bool "STM32F411CC"
  157. config SOC_STM32F411RC
  158. bool "STM32F411RC"
  159. config SOC_STM32F411VC
  160. bool "STM32F411VC"
  161. config SOC_STM32F411CE
  162. bool "STM32F411CE"
  163. config SOC_STM32F411RE
  164. bool "STM32F411RE"
  165. config SOC_STM32F411VE
  166. bool "STM32F411VE"
  167. config SOC_STM32F446MC
  168. bool "STM32F446MC"
  169. config SOC_STM32F446ME
  170. bool "STM32F446ME"
  171. config SOC_STM32F446RC
  172. bool "STM32F446RC"
  173. config SOC_STM32F446RE
  174. bool "STM32F446RE"
  175. config SOC_STM32F446VC
  176. bool "STM32F446VC"
  177. config SOC_STM32F446VE
  178. bool "STM32F446VE"
  179. config SOC_STM32F446ZC
  180. bool "STM32F446ZC"
  181. config SOC_STM32F446ZE
  182. bool "STM32F446ZE"
  183. config SOC_STM32F469AI
  184. bool "STM32F469AI"
  185. config SOC_STM32F469II
  186. bool "STM32F469II"
  187. config SOC_STM32F469BI
  188. bool "STM32F469BI"
  189. config SOC_STM32F469NI
  190. bool "STM32F469NI"
  191. config SOC_STM32F469AG
  192. bool "STM32F469AG"
  193. config SOC_STM32F469IG
  194. bool "STM32F469IG"
  195. config SOC_STM32F469BG
  196. bool "STM32F469BG"
  197. config SOC_STM32F469NG
  198. bool "STM32F469NG"
  199. config SOC_STM32F469AE
  200. bool "STM32F469AE"
  201. config SOC_STM32F469IE
  202. bool "STM32F469IE"
  203. config SOC_STM32F469BE
  204. bool "STM32F469BE"
  205. config SOC_STM32F469NE
  206. bool "STM32F469NE"
  207. config SOC_STM32F479AI
  208. bool "STM32F479AI"
  209. config SOC_STM32F479II
  210. bool "STM32F479II"
  211. config SOC_STM32F479BI
  212. bool "STM32F479BI"
  213. config SOC_STM32F479NI
  214. bool "STM32F479NI"
  215. config SOC_STM32F479AG
  216. bool "STM32F479AG"
  217. config SOC_STM32F479IG
  218. bool "STM32F479IG"
  219. config SOC_STM32F479BG
  220. bool "STM32F479BG"
  221. config SOC_STM32F479NG
  222. bool "STM32F479NG"
  223. config SOC_STM32F412CEU
  224. bool "STM32F412CEU"
  225. config SOC_STM32F412CGU
  226. bool "STM32F412CGU"
  227. config SOC_STM32F412ZET
  228. bool "STM32F412ZET"
  229. config SOC_STM32F412ZGT
  230. bool "STM32F412ZGT"
  231. config SOC_STM32F412ZEJ
  232. bool "STM32F412ZEJ"
  233. config SOC_STM32F412ZGJ
  234. bool "STM32F412ZGJ"
  235. config SOC_STM32F412VET
  236. bool "STM32F412VET"
  237. config SOC_STM32F412VGT
  238. bool "STM32F412VGT"
  239. config SOC_STM32F412VEH
  240. bool "STM32F412VEH"
  241. config SOC_STM32F412VGH
  242. bool "STM32F412VGH"
  243. config SOC_STM32F412RET
  244. bool "STM32F412RET"
  245. config SOC_STM32F412RGT
  246. bool "STM32F412RGT"
  247. config SOC_STM32F412REY
  248. bool "STM32F412REY"
  249. config SOC_STM32F412RGY
  250. bool "STM32F412RGY"
  251. config SOC_STM32F413CH
  252. bool "STM32F413CH"
  253. config SOC_STM32F413MH
  254. bool "STM32F413MH"
  255. config SOC_STM32F413RH
  256. bool "STM32F413RH"
  257. config SOC_STM32F413VH
  258. bool "STM32F413VH"
  259. config SOC_STM32F413ZH
  260. bool "STM32F413ZH"
  261. config SOC_STM32F413CG
  262. bool "STM32F413CG"
  263. config SOC_STM32F413MG
  264. bool "STM32F413MG"
  265. config SOC_STM32F413RG
  266. bool "STM32F413RG"
  267. config SOC_STM32F413VG
  268. bool "STM32F413VG"
  269. config SOC_STM32F413ZG
  270. bool "STM32F413ZG"
  271. config SOC_STM32F423CH
  272. bool "STM32F423CH"
  273. config SOC_STM32F423RH
  274. bool "STM32F423RH"
  275. config SOC_STM32F423VH
  276. bool "STM32F423VH"
  277. config SOC_STM32F423ZH
  278. bool "STM32F423ZH"
  279. endchoice
  280. config RT_USING_HSI
  281. bool "Using HSI as clock source"
  282. default n
  283. config BSP_HSE_BY_PASS
  284. bool "HSE Bypass"
  285. depends on !RT_USING_HSI
  286. default n
  287. config RT_HSE_VALUE
  288. int "HSE Value"
  289. default 8000000
  290. depends on !RT_USING_HSI
  291. config RT_HSE_HCLK
  292. int "System Clock Value"
  293. default 84000000
  294. config BSP_USING_UART1
  295. bool "Using UART1"
  296. select RT_USING_SERIAL
  297. default y
  298. config BSP_USING_UART2
  299. bool "Using UART2"
  300. select RT_USING_SERIAL
  301. default n
  302. config BSP_USING_UART3
  303. bool "Using UART3"
  304. select RT_USING_SERIAL
  305. default n
  306. config BSP_USING_UART6
  307. bool "Using UART6"
  308. select RT_USING_SERIAL
  309. default n
  310. if RT_USING_CAN
  311. config USING_BXCAN1
  312. bool "Enable CAN1 RX:PD0 TX:PD1. Do not select HDR."
  313. default n
  314. config USING_BXCAN2
  315. bool "Enable CAN2 RX:PB12 TX:PB6. Do not select HDR."
  316. default n
  317. endif
  318. if RT_USING_SPI
  319. config RT_USING_SPI1
  320. bool "Using SPI1"
  321. default y
  322. config RT_USING_SPI2
  323. bool "Using SPI2"
  324. default n
  325. config RT_USING_SPI3
  326. bool "Using SPI3"
  327. default n
  328. endif
  329. menuconfig BSP_USING_PWM1
  330. bool "Using PWM1"
  331. select RT_USING_PWM
  332. default n
  333. if BSP_USING_PWM1
  334. config BSP_USING_PWM1_CH1
  335. bool "Enable Channel 1 (PA8)"
  336. default n
  337. config BSP_USING_PWM1_CH2
  338. bool "Enable Channel 2 (PA9)"
  339. default n
  340. config BSP_USING_PWM1_CH3
  341. bool "Enable Channel 3 (PA10)"
  342. default n
  343. config BSP_USING_PWM1_CH4
  344. bool "Enable Channel 4 (PA11)"
  345. default n
  346. endif
  347. menuconfig BSP_USING_PWM2
  348. bool "Using PWM2"
  349. select RT_USING_PWM
  350. default n
  351. if BSP_USING_PWM2
  352. config BSP_USING_PWM2_CH1
  353. bool "Enable Channel 1 (PA5)"
  354. default n
  355. config BSP_USING_PWM2_CH2
  356. bool "Enable Channel 2 (PB3)"
  357. default n
  358. config BSP_USING_PWM2_CH3
  359. bool "Enable Channel 3 (PB10)"
  360. default n
  361. config BSP_USING_PWM2_CH4
  362. bool "Enable Channel 4 (PA3)"
  363. default n
  364. endif
  365. menuconfig BSP_USING_PWM3
  366. bool "Using PWM3"
  367. select RT_USING_PWM
  368. default n
  369. if BSP_USING_PWM3
  370. config BSP_USING_PWM3_CH1
  371. bool "Enable Channel 1 (PA6)"
  372. default n
  373. config BSP_USING_PWM3_CH2
  374. bool "Enable Channel 2 (PA7)"
  375. default n
  376. config BSP_USING_PWM3_CH3
  377. bool "Enable Channel 3 (PB0)"
  378. default n
  379. config BSP_USING_PWM3_CH4
  380. bool "Enable Channel 4 (PB1)"
  381. default n
  382. endif
  383. menuconfig BSP_USING_PWM4
  384. bool "Using PWM4"
  385. select RT_USING_PWM
  386. default n
  387. if BSP_USING_PWM4
  388. config BSP_USING_PWM4_CH1
  389. bool "Enable Channel 1 (PB6)"
  390. default n
  391. config BSP_USING_PWM4_CH2
  392. bool "Enable Channel 2 (PB7)"
  393. default n
  394. config BSP_USING_PWM4_CH3
  395. bool "Enable Channel 3 (PB8)"
  396. default n
  397. config BSP_USING_PWM4_CH4
  398. bool "Enable Channel 4 (PB9)"
  399. default n
  400. endif
  401. menuconfig BSP_USING_PWM5
  402. bool "Using PWM5"
  403. select RT_USING_PWM
  404. default n
  405. if BSP_USING_PWM5
  406. config BSP_USING_PWM5_CH1
  407. bool "Enable Channel 1 (PA0)"
  408. default n
  409. config BSP_USING_PWM5_CH2
  410. bool "Enable Channel 2 (PA1)"
  411. default n
  412. config BSP_USING_PWM5_CH3
  413. bool "Enable Channel 3 (PA2)"
  414. default n
  415. endif
  416. if RT_USING_W25QXX || RT_USING_SFUD
  417. config RT_FLASH_CS_PIN
  418. int "SPI NOR Flash CS pin index"
  419. default 0
  420. config RT_FLASH_SPI_BUS_NAME
  421. string "SPI NOR Flash Spi bus name"
  422. default "spi1"
  423. endif
  424. if RT_USING_USB_HOST
  425. menu "USB Host Config"
  426. config USBH_USING_CONTROLLABLE_POWER
  427. bool "using a gpio control usb power"
  428. default y
  429. if USBH_USING_CONTROLLABLE_POWER
  430. config USBH_POWER_PIN
  431. int "power control pin"
  432. default 15
  433. config USBH_CURRENT_PIN
  434. int "current check pin"
  435. default 86
  436. endif
  437. config USBH_USING_VBUS
  438. bool "using vbus check pin"
  439. default n
  440. endmenu
  441. endif