context_ccs.asm 4.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159
  1. ;/*
  2. ; * File : context_ccs.asm
  3. ; * This file is part of RT-Thread RTOS
  4. ; * COPYRIGHT (C) 2006, RT-Thread Development Team
  5. ; *
  6. ; * The license and distribution terms for this file may be
  7. ; * found in the file LICENSE in this distribution or at
  8. ; * http://www.rt-thread.org/license/LICENSE
  9. ; *
  10. ; * Change Logs:
  11. ; * Date Author Notes
  12. ; * 2009-01-20 Bernard first version
  13. ; * 2011-07-22 Bernard added thumb mode porting
  14. ; * 2013-05-24 Grissiom port to CCS
  15. ; * 2013-05-26 Grissiom optimize for ARMv7
  16. ; */
  17. .text
  18. .arm
  19. .ref rt_thread_switch_interrupt_flag
  20. .ref rt_interrupt_from_thread
  21. .ref rt_interrupt_to_thread
  22. .ref rt_interrupt_enter
  23. .ref rt_interrupt_leave
  24. .ref rt_hw_trap_irq
  25. ;/*
  26. ; * rt_base_t rt_hw_interrupt_disable();
  27. ; */
  28. .def rt_hw_interrupt_disable
  29. rt_hw_interrupt_disable
  30. MRS r0, cpsr
  31. CPSID IF
  32. BX lr
  33. ;/*
  34. ; * void rt_hw_interrupt_enable(rt_base_t level);
  35. ; */
  36. .def rt_hw_interrupt_enable
  37. rt_hw_interrupt_enable
  38. MSR cpsr_c, r0
  39. BX lr
  40. ;/*
  41. ; * void rt_hw_context_switch(rt_uint32 from, rt_uint32 to);
  42. ; * r0 --> from
  43. ; * r1 --> to
  44. ; */
  45. .def rt_hw_context_switch
  46. rt_hw_context_switch
  47. STMFD sp!, {lr} ; push pc (lr should be pushed in place of PC)
  48. STMFD sp!, {r0-r12, lr} ; push lr & register file
  49. MRS r4, cpsr
  50. TST lr, #0x01
  51. ORRNE r4, r4, #0x20 ; it's thumb code
  52. STMFD sp!, {r4} ; push cpsr
  53. STR sp, [r0] ; store sp in preempted tasks TCB
  54. LDR sp, [r1] ; get new task stack pointer
  55. LDMFD sp!, {r4} ; pop new task cpsr to spsr
  56. MSR spsr_cxsf, r4
  57. LDMFD sp!, {r0-r12, lr, pc}^ ; pop new task r0-r12, lr & pc, copy spsr to cpsr
  58. ;/*
  59. ; * void rt_hw_context_switch_to(rt_uint32 to);
  60. ; * r0 --> to
  61. ; */
  62. .def rt_hw_context_switch_to
  63. rt_hw_context_switch_to
  64. LDR sp, [r0] ; get new task stack pointer
  65. LDMFD sp!, {r4} ; pop new task cpsr to spsr
  66. MSR spsr_cxsf, r4
  67. LDMFD sp!, {r0-r12, lr, pc}^ ; pop new task r0-r12, lr & pc, copy spsr to cpsr
  68. ;/*
  69. ; * void rt_hw_context_switch_interrupt(rt_uint32 from, rt_uint32 to);
  70. ; */
  71. .def rt_hw_context_switch_interrupt
  72. rt_hw_context_switch_interrupt
  73. LDR r2, pintflag
  74. LDR r3, [r2]
  75. CMP r3, #1
  76. BEQ _reswitch
  77. MOV r3, #1 ; set rt_thread_switch_interrupt_flag to 1
  78. STR r3, [r2]
  79. LDR r2, pfromthread ; set rt_interrupt_from_thread
  80. STR r0, [r2]
  81. _reswitch
  82. LDR r2, ptothread ; set rt_interrupt_to_thread
  83. STR r1, [r2]
  84. BX lr
  85. .def IRQ_Handler
  86. IRQ_Handler
  87. STMFD sp!, {r0-r12,lr}
  88. BL rt_interrupt_enter
  89. BL rt_hw_trap_irq
  90. BL rt_interrupt_leave
  91. ; if rt_thread_switch_interrupt_flag set, jump to
  92. ; rt_hw_context_switch_interrupt_do and don't return
  93. LDR r0, pintflag
  94. LDR r1, [r0]
  95. CMP r1, #1
  96. BEQ rt_hw_context_switch_interrupt_do
  97. LDMFD sp!, {r0-r12,lr}
  98. SUBS pc, lr, #4
  99. ; /*
  100. ; * void rt_hw_context_switch_interrupt_do(rt_base_t flag)
  101. ; */
  102. .def rt_hw_context_switch_interrupt_do
  103. rt_hw_context_switch_interrupt_do
  104. MOV r1, #0 ; clear flag
  105. STR r1, [r0]
  106. LDMFD sp!, {r0-r12,lr} ; reload saved registers
  107. STMFD sp, {r0-r3} ; save r0-r3. We will restore r0-r3 in the SVC
  108. ; mode so there is no need to update SP.
  109. SUB r1, sp, #16 ; save the right SP value in r1, so we could restore r0-r3.
  110. SUB r2, lr, #4 ; save old task's pc to r2
  111. MRS r3, spsr ; get cpsr of interrupt thread
  112. ; switch to SVC mode and no interrupt
  113. CPSID IF, #0x13
  114. STMFD sp!, {r2} ; push old task's pc
  115. STMFD sp!, {r4-r12,lr} ; push old task's lr,r12-r4
  116. LDMFD r1!, {r4-r7} ; restore r0-r3 of the interrupted thread
  117. STMFD sp!, {r4-r7} ; push old task's r3-r0. We don't need to push/pop them to
  118. ; r0-r3 because we just want to transfer the data and don't
  119. ; use them here.
  120. STMFD sp!, {r3} ; push old task's cpsr
  121. LDR r4, pfromthread
  122. LDR r5, [r4]
  123. STR sp, [r5] ; store sp in preempted tasks's TCB
  124. LDR r6, ptothread
  125. LDR r6, [r6]
  126. LDR sp, [r6] ; get new task's stack pointer
  127. LDMFD sp!, {r4} ; pop new task's cpsr to spsr
  128. MSR spsr_cxsf, r4
  129. LDMFD sp!, {r0-r12,lr,pc}^ ; pop new task's r0-r12,lr & pc, copy spsr to cpsr
  130. pintflag .word rt_thread_switch_interrupt_flag
  131. pfromthread .word rt_interrupt_from_thread
  132. ptothread .word rt_interrupt_to_thread