drv_soft_spi.c 5.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224
  1. /*
  2. * Copyright (c) 2006-2023, RT-Thread Development Team
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. *
  6. * Change Logs:
  7. * Date Author Notes
  8. * 2022-6-14 solar first version
  9. */
  10. #include <board.h>
  11. #include "drv_soft_spi.h"
  12. #include "drv_config.h"
  13. #if defined(RT_USING_SPI) && defined(RT_USING_SPI_BITOPS) && defined(RT_USING_PIN)
  14. //#define DRV_DEBUG
  15. #define LOG_TAG "drv.soft_spi"
  16. #include <drv_log.h>
  17. static struct stm32_soft_spi_config soft_spi_config[] =
  18. {
  19. #ifdef BSP_USING_SOFT_SPI1
  20. SOFT_SPI1_BUS_CONFIG,
  21. #endif
  22. #ifdef BSP_USING_SOFT_SPI2
  23. SOFT_SPI2_BUS_CONFIG,
  24. #endif
  25. };
  26. /**
  27. * Attach the spi device to soft SPI bus, this function must be used after initialization.
  28. */
  29. rt_err_t rt_hw_softspi_device_attach(const char *bus_name, const char *device_name, rt_base_t cs_pin)
  30. {
  31. rt_err_t result;
  32. struct rt_spi_device *spi_device;
  33. /* attach the device to soft spi bus*/
  34. spi_device = (struct rt_spi_device *)rt_malloc(sizeof(struct rt_spi_device));
  35. RT_ASSERT(spi_device != RT_NULL);
  36. result = rt_spi_bus_attach_device_cspin(spi_device, device_name, bus_name, cs_pin, RT_NULL);
  37. return result;
  38. }
  39. static void stm32_spi_gpio_init(struct stm32_soft_spi *spi)
  40. {
  41. struct stm32_soft_spi_config *cfg = (struct stm32_soft_spi_config *)spi->cfg;
  42. rt_pin_mode(cfg->sck, PIN_MODE_OUTPUT);
  43. rt_pin_mode(cfg->miso, PIN_MODE_INPUT);
  44. rt_pin_mode(cfg->mosi, PIN_MODE_OUTPUT);
  45. rt_pin_write(cfg->miso, PIN_HIGH);
  46. rt_pin_write(cfg->sck, PIN_HIGH);
  47. rt_pin_write(cfg->mosi, PIN_HIGH);
  48. }
  49. void stm32_tog_sclk(void *data)
  50. {
  51. struct stm32_soft_spi_config* cfg = (struct stm32_soft_spi_config*)data;
  52. if(rt_pin_read(cfg->sck) == PIN_HIGH)
  53. {
  54. rt_pin_write(cfg->sck, PIN_LOW);
  55. }
  56. else
  57. {
  58. rt_pin_write(cfg->sck, PIN_HIGH);
  59. }
  60. }
  61. void stm32_set_sclk(void *data, rt_int32_t state)
  62. {
  63. struct stm32_soft_spi_config* cfg = (struct stm32_soft_spi_config*)data;
  64. if (state)
  65. {
  66. rt_pin_write(cfg->sck, PIN_HIGH);
  67. }
  68. else
  69. {
  70. rt_pin_write(cfg->sck, PIN_LOW);
  71. }
  72. }
  73. void stm32_set_mosi(void *data, rt_int32_t state)
  74. {
  75. struct stm32_soft_spi_config* cfg = (struct stm32_soft_spi_config*)data;
  76. if (state)
  77. {
  78. rt_pin_write(cfg->mosi, PIN_HIGH);
  79. }
  80. else
  81. {
  82. rt_pin_write(cfg->mosi, PIN_LOW);
  83. }
  84. }
  85. void stm32_set_miso(void *data, rt_int32_t state)
  86. {
  87. struct stm32_soft_spi_config* cfg = (struct stm32_soft_spi_config*)data;
  88. if (state)
  89. {
  90. rt_pin_write(cfg->miso, PIN_HIGH);
  91. }
  92. else
  93. {
  94. rt_pin_write(cfg->miso, PIN_LOW);
  95. }
  96. }
  97. rt_int32_t stm32_get_sclk(void *data)
  98. {
  99. struct stm32_soft_spi_config* cfg = (struct stm32_soft_spi_config*)data;
  100. return rt_pin_read(cfg->sck);
  101. }
  102. rt_int32_t stm32_get_mosi(void *data)
  103. {
  104. struct stm32_soft_spi_config* cfg = (struct stm32_soft_spi_config*)data;
  105. return rt_pin_read(cfg->mosi);
  106. }
  107. rt_int32_t stm32_get_miso(void *data)
  108. {
  109. struct stm32_soft_spi_config* cfg = (struct stm32_soft_spi_config*)data;
  110. return rt_pin_read(cfg->miso);
  111. }
  112. void stm32_dir_mosi(void *data, rt_int32_t state)
  113. {
  114. struct stm32_soft_spi_config* cfg = (struct stm32_soft_spi_config*)data;
  115. if (state)
  116. {
  117. rt_pin_mode(cfg->mosi, PIN_MODE_INPUT);
  118. }
  119. else
  120. {
  121. rt_pin_mode(cfg->mosi, PIN_MODE_OUTPUT);
  122. }
  123. }
  124. void stm32_dir_miso(void *data, rt_int32_t state)
  125. {
  126. struct stm32_soft_spi_config* cfg = (struct stm32_soft_spi_config*)data;
  127. if (state)
  128. {
  129. rt_pin_mode(cfg->miso, PIN_MODE_INPUT);
  130. }
  131. else
  132. {
  133. rt_pin_mode(cfg->miso, PIN_MODE_OUTPUT);
  134. }
  135. }
  136. static void stm32_udelay(rt_uint32_t us)
  137. {
  138. rt_uint32_t ticks;
  139. rt_uint32_t told, tnow, tcnt = 0;
  140. rt_uint32_t reload = SysTick->LOAD;
  141. ticks = us * reload / (1000000UL / RT_TICK_PER_SECOND);
  142. told = SysTick->VAL;
  143. while (1)
  144. {
  145. tnow = SysTick->VAL;
  146. if (tnow != told)
  147. {
  148. if (tnow < told)
  149. {
  150. tcnt += told - tnow;
  151. }
  152. else
  153. {
  154. tcnt += reload - tnow + told;
  155. }
  156. told = tnow;
  157. if (tcnt >= ticks)
  158. {
  159. break;
  160. }
  161. }
  162. }
  163. }
  164. static struct rt_spi_bit_ops stm32_soft_spi_ops =
  165. {
  166. .data = RT_NULL,
  167. .tog_sclk = stm32_tog_sclk,
  168. .set_sclk = stm32_set_sclk,
  169. .set_mosi = stm32_set_mosi,
  170. .set_miso = stm32_set_miso,
  171. .get_sclk = stm32_get_sclk,
  172. .get_mosi = stm32_get_mosi,
  173. .get_miso = stm32_get_miso,
  174. .dir_mosi = stm32_dir_mosi,
  175. .dir_miso = stm32_dir_miso,
  176. .udelay = stm32_udelay,
  177. .delay_us = 1,
  178. };
  179. static struct stm32_soft_spi spi_obj[sizeof(soft_spi_config) / sizeof(soft_spi_config[0])];
  180. /* Soft SPI initialization function */
  181. int rt_hw_softspi_init(void)
  182. {
  183. rt_size_t obj_num = sizeof(spi_obj) / sizeof(struct stm32_soft_spi);
  184. rt_err_t result;
  185. for (int i = 0; i < obj_num; i++)
  186. {
  187. stm32_soft_spi_ops.data = (void *)&soft_spi_config[i];
  188. spi_obj[i].spi.ops = &stm32_soft_spi_ops;
  189. spi_obj[i].cfg = (void *)&soft_spi_config[i];
  190. stm32_spi_gpio_init(&spi_obj[i]);
  191. result = rt_spi_bit_add_bus(&spi_obj[i].spi, soft_spi_config[i].bus_name, &stm32_soft_spi_ops);
  192. RT_ASSERT(result == RT_EOK);
  193. }
  194. return RT_EOK;
  195. }
  196. INIT_BOARD_EXPORT(rt_hw_softspi_init);
  197. #endif /* defined(RT_USING_SPI) && defined(RT_USING_SPI_BITOPS) && defined(RT_USING_PIN) */