drv_i2c.c 2.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130
  1. /*
  2. * Copyright (c) 2006-2018, RT-Thread Development Team
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. */
  6. #include "drv_i2c.h"
  7. #include "fsl_common.h"
  8. #include "fsl_iocon.h"
  9. #include "fsl_i2c.h"
  10. struct lpc_i2c
  11. {
  12. struct rt_i2c_bus_device bus;
  13. I2C_Type *base;
  14. char *device_name;
  15. };
  16. static uint32_t get_i2c_freq(I2C_Type *base)
  17. {
  18. uint32_t freq = 0;
  19. #if defined(BSP_USING_I2C4)
  20. if(base == I2C4)
  21. {
  22. freq = CLOCK_GetFreq(kCLOCK_Flexcomm4);
  23. }
  24. #endif
  25. return freq;
  26. }
  27. static rt_size_t master_xfer(struct rt_i2c_bus_device *bus, struct rt_i2c_msg msgs[], rt_uint32_t num)
  28. {
  29. rt_size_t ret = (0);
  30. rt_uint32_t index = 0;
  31. struct lpc_i2c *lpc_i2c = RT_NULL;
  32. struct rt_i2c_msg *msg = RT_NULL;
  33. i2c_master_transfer_t xfer = {0};
  34. RT_ASSERT(bus != RT_NULL);
  35. lpc_i2c = (struct lpc_i2c *)bus;
  36. for(index = 0; index < num; index++)
  37. {
  38. msg = &msgs[index];
  39. xfer.slaveAddress = msg->addr;
  40. xfer.flags = kI2C_TransferDefaultFlag;
  41. xfer.subaddress = 0;
  42. xfer.subaddressSize = 1;
  43. xfer.data = msg->buf;
  44. xfer.dataSize = msg->len;
  45. if (msg->flags & RT_I2C_RD)
  46. {
  47. xfer.direction = kI2C_Read;
  48. }
  49. else
  50. {
  51. xfer.direction = kI2C_Write;
  52. }
  53. if(I2C_MasterTransferBlocking(lpc_i2c->base, &xfer) != kStatus_Success)
  54. {
  55. rt_kprintf("i2c bus write failed, i2c bus stop!\n");
  56. goto exit;
  57. }
  58. }
  59. ret = index;
  60. exit:
  61. return ret;
  62. }
  63. static rt_size_t slave_xfer(struct rt_i2c_bus_device *bus, struct rt_i2c_msg msgs[], rt_uint32_t num)
  64. {
  65. return 0;
  66. }
  67. static rt_err_t i2c_bus_control(struct rt_i2c_bus_device *bus, rt_uint32_t cmd, rt_uint32_t arg)
  68. {
  69. return RT_EOK;
  70. }
  71. static const struct rt_i2c_bus_device_ops ops =
  72. {
  73. master_xfer,
  74. slave_xfer,
  75. i2c_bus_control,
  76. };
  77. #if defined(BSP_USING_I2C4)
  78. static struct lpc_i2c i2c4 = {0};
  79. #endif
  80. int rt_hw_i2c_init(void)
  81. {
  82. CLOCK_EnableClock(kCLOCK_Iocon);
  83. #if defined(BSP_USING_I2C4)
  84. CLOCK_AttachClk(kFRO12M_to_FLEXCOMM4);
  85. RESET_PeripheralReset(kFC4_RST_SHIFT_RSTn);
  86. i2c4.base = I2C4;
  87. i2c4.device_name = "i2c4";
  88. i2c4.bus.ops = &ops;
  89. IOCON_PinMuxSet(IOCON, 1, 1, IOCON_MODE_PULLUP | IOCON_FUNC5 | IOCON_DIGITAL_EN | IOCON_INPFILT_OFF);
  90. IOCON_PinMuxSet(IOCON, 1, 2, IOCON_MODE_PULLUP | IOCON_FUNC5 | IOCON_DIGITAL_EN | IOCON_INPFILT_OFF);
  91. i2c_master_config_t masterConfig;
  92. I2C_MasterGetDefaultConfig(&masterConfig);
  93. masterConfig.baudRate_Bps = 100*1000U;
  94. I2C_MasterInit(I2C4, &masterConfig, get_i2c_freq(I2C4));
  95. rt_i2c_bus_device_register(&i2c4.bus, i2c4.device_name);
  96. #endif
  97. return RT_EOK;
  98. }
  99. INIT_BOARD_EXPORT(rt_hw_i2c_init);