board.h 1.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142
  1. /*
  2. * Copyright (c) 2006-2018, RT-Thread Development Team
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. *
  6. * Change Logs:
  7. * Date Author Notes
  8. * 2018-11-06 balanceTWK change to new framework
  9. */
  10. #ifndef __BOARD_H__
  11. #define __BOARD_H__
  12. #include <rtthread.h>
  13. #include <stm32f1xx.h>
  14. #include "drv_common.h"
  15. /* Internal SRAM memory size[Kbytes] <8-64>, Default: 64*/
  16. #define STM32_SRAM_SIZE 64
  17. #define STM32_SRAM_END (0x20000000 + STM32_SRAM_SIZE * 1024)
  18. #define STM32_FLASH_START_ADRESS ((uint32_t)0x08000000)
  19. #define STM32_FLASH_SIZE (512 * 1024)
  20. #define STM32_FLASH_END_ADDRESS ((uint32_t)(STM32_FLASH_START_ADRESS + STM32_FLASH_SIZE))
  21. #ifdef __CC_ARM
  22. extern int Image$$RW_IRAM1$$ZI$$Limit;
  23. #define HEAP_BEGIN ((void *)&Image$$RW_IRAM1$$ZI$$Limit)
  24. #elif __ICCARM__
  25. #pragma section="CSTACK"
  26. #define HEAP_BEGIN (__segment_end("CSTACK"))
  27. #else
  28. extern int __bss_end;
  29. #define HEAP_BEGIN ((void *)&__bss_end)
  30. #endif
  31. #define HEAP_END STM32_SRAM_END
  32. void SystemClock_Config(void);
  33. void MX_GPIO_Init(void);
  34. #endif /* __BOARD_H__ */