Home Explore Help
Register Sign In
lqb
/
rt-thread
mirror of https://gitee.com/rtthread/rt-thread.git
1
0
Fork 0
Files Issues 0 Wiki
Tree: 99bdf978d7
Branches Tags
rt-thread
/
bsp
/
taihu
/
rtconfig.h

rtconfig.h 2.5 KB
History Raw

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118 
  1. /* RT-Thread config file */
    2. 

  2. #ifndef __RTTHREAD_CFG_H__
    3. 

  3. #define __RTTHREAD_CFG_H__
    4. 

  4. 

  5. /* RT_NAME_MAX*/
    6. 

  6. #define RT_NAME_MAX 8
    7. 

  7. 

  8. /* RT_ALIGN_SIZE*/
    9. 

  9. #define RT_ALIGN_SIZE   4
    10. 

  10. 

  11. /* PRIORITY_MAX*/
    12. 

  12. #define RT_THREAD_PRIORITY_MAX  32
    13. 

  13. #define IDLE_THREAD_STACK_SIZE  1024
    14. 

  14. 

  15. /* Tick per Second*/
    16. 

  16. #define RT_TICK_PER_SECOND  100
    17. 

  17. /* CPU Frequency 200MHz */
    18. 

  18. #define RT_CPU_FREQ         200
    19. 

  19. 

  20. /* SECTION: RT_DEBUG */
    21. 

  21. /* open debug for system assert */
    22. 

  22. // #define RT_DEBUG
    23. 

  23. /* Thread Debug*/
    24. 

  24. /* #define RT_THREAD_DEBUG */
    25. 

  25. /* #define RT_SCHEDULER_DEBUG */
    26. 

  26. 

  27. /* Using Hook*/
    28. 

  28. #define RT_USING_HOOK
    29. 

  29. 

  30. /* SECTION: IPC */
    31. 

  31. /* Using Semaphore*/
    32. 

  32. #define RT_USING_SEMAPHORE
    33. 

  33. 

  34. /* Using Mutex*/
    35. 

  35. #define RT_USING_MUTEX
    36. 

  36. 

  37. /* Using Event*/
    38. 

  38. #define RT_USING_EVENT
    39. 

  39. 

  40. /* Using MailBox*/
    41. 

  41. #define RT_USING_MAILBOX
    42. 

  42. 

  43. /* Using Message Queue*/
    44. 

  44. #define RT_USING_MESSAGEQUEUE
    45. 

  45. 

  46. /* SECTION: Memory Management */
    47. 

  47. /* Using Memory Pool Management*/
    48. 

  48. #define RT_USING_MEMPOOL
    49. 

  49. 

  50. /* Using Dynamic Heap Management*/
    51. 

  51. #define RT_USING_HEAP
    52. 

  52. 

  53. /* Using Small MM*/
    54. 

  54. #define RT_USING_SMALL_MEM
    55. 

  55. 

  56. #define RT_TINY_SIZE
    57. 

  57. 

  58. /* SECTION: Device System */
    59. 

  59. /* Using Device System*/
    60. 

  60. #define RT_USING_DEVICE
    61. 

  61. #define RT_USING_UART1
    62. 

  62. #define RT_UART_RX_BUFFER_SIZE  64
    63. 

  63. 

  64. /* SECTION: Console options */
    65. 

  65. #define RT_USING_CONSOLE
    66. 

  66. /* the buffer size of console*/
    67. 

  67. #define RT_CONSOLEBUF_SIZE  128
    68. 

  68. 

  69. /* SECTION: FinSH shell options */
    70. 

  70. /* Using FinSH as Shell*/
    71. 

  71. #define RT_USING_FINSH
    72. 

  72. /* Using symbol table */
    73. 

  73. #define FINSH_USING_SYMTAB
    74. 

  74. #define FINSH_USING_DESCRIPTION
    75. 

  75. 

  76. /* SECTION: lwip, a lighwight TCP/IP protocol stack */
    77. 

  77. /* #define RT_USING_LWIP */
    78. 

  78. /* Enable ICMP protocol*/
    79. 

  79. #define RT_LWIP_ICMP
    80. 

  80. /* Enable UDP protocol*/
    81. 

  81. #define RT_LWIP_UDP
    82. 

  82. /* Enable TCP protocol*/
    83. 

  83. #define RT_LWIP_TCP
    84. 

  84. /* Enable DNS */
    85. 

  85. #define RT_LWIP_DNS
    86. 

  86. 

  87. /* the number of simulatenously active TCP connections*/
    88. 

  88. #define RT_LWIP_TCP_PCB_NUM 5
    89. 

  89. 

  90. /* ip address of target*/
    91. 

  91. #define RT_LWIP_IPADDR0 192
    92. 

  92. #define RT_LWIP_IPADDR1 168
    93. 

  93. #define RT_LWIP_IPADDR2 1
    94. 

  94. #define RT_LWIP_IPADDR3 30
    95. 

  95. 

  96. /* gateway address of target*/
    97. 

  97. #define RT_LWIP_GWADDR0 192
    98. 

  98. #define RT_LWIP_GWADDR1 168
    99. 

  99. #define RT_LWIP_GWADDR2 1
    100. 

  100. #define RT_LWIP_GWADDR3 1
    101. 

  101. 

  102. /* mask address of target*/
    103. 

  103. #define RT_LWIP_MSKADDR0    255
    104. 

  104. #define RT_LWIP_MSKADDR1    255
    105. 

  105. #define RT_LWIP_MSKADDR2    255
    106. 

  106. #define RT_LWIP_MSKADDR3    0
    107. 

  107. 

  108. /* tcp thread options */
    109. 

  109. #define RT_LWIP_TCPTHREAD_PRIORITY      12
    110. 

  110. #define RT_LWIP_TCPTHREAD_MBOX_SIZE     4
    111. 

  111. #define RT_LWIP_TCPTHREAD_STACKSIZE     1024
    112. 

  112. 

  113. /* ethernet if thread options */
    114. 

  114. #define RT_LWIP_ETHTHREAD_PRIORITY      15
    115. 

  115. #define RT_LWIP_ETHTHREAD_MBOX_SIZE     4
    116. 

  116. #define RT_LWIP_ETHTHREAD_STACKSIZE     512
    117. 

  117. 

  118. #endif
    119.