mii.h 8.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156
  1. /*
  2. ChibiOS/RT - Copyright (C) 2006-2007 Giovanni Di Sirio.
  3. This file is part of ChibiOS/RT.
  4. ChibiOS/RT is free software; you can redistribute it and/or modify
  5. it under the terms of the GNU General Public License as published by
  6. the Free Software Foundation; either version 3 of the License, or
  7. (at your option) any later version.
  8. ChibiOS/RT is distributed in the hope that it will be useful,
  9. but WITHOUT ANY WARRANTY; without even the implied warranty of
  10. MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  11. GNU General Public License for more details.
  12. You should have received a copy of the GNU General Public License
  13. along with this program. If not, see <http://www.gnu.org/licenses/>.
  14. */
  15. /*
  16. * Parts of this file are borrowed by the Linux include file linux/mii.h:
  17. * Copyright (C) 1996, 1999, 2001 David S. Miller (davem@redhat.com)
  18. */
  19. #ifndef _MII_H_
  20. #define _MII_H_
  21. /* Generic MII registers. */
  22. #define MII_BMCR 0x00 /* Basic mode control register */
  23. #define MII_BMSR 0x01 /* Basic mode status register */
  24. #define MII_PHYSID1 0x02 /* PHYS ID 1 */
  25. #define MII_PHYSID2 0x03 /* PHYS ID 2 */
  26. #define MII_ADVERTISE 0x04 /* Advertisement control reg */
  27. #define MII_LPA 0x05 /* Link partner ability reg */
  28. #define MII_EXPANSION 0x06 /* Expansion register */
  29. #define MII_CTRL1000 0x09 /* 1000BASE-T control */
  30. #define MII_STAT1000 0x0a /* 1000BASE-T status */
  31. #define MII_ESTATUS 0x0f /* Extended Status */
  32. #define MII_DCOUNTER 0x12 /* Disconnect counter */
  33. #define MII_FCSCOUNTER 0x13 /* False carrier counter */
  34. #define MII_NWAYTEST 0x14 /* N-way auto-neg test reg */
  35. #define MII_RERRCOUNTER 0x15 /* Receive error counter */
  36. #define MII_SREVISION 0x16 /* Silicon revision */
  37. #define MII_RESV1 0x17 /* Reserved... */
  38. #define MII_LBRERROR 0x18 /* Lpback, rx, bypass error */
  39. #define MII_PHYADDR 0x19 /* PHY address */
  40. #define MII_RESV2 0x1a /* Reserved... */
  41. #define MII_TPISTATUS 0x1b /* TPI status for 10mbps */
  42. #define MII_NCONFIG 0x1c /* Network interface config */
  43. /* Basic mode control register. */
  44. #define BMCR_RESV 0x003f /* Unused... */
  45. #define BMCR_SPEED1000 0x0040 /* MSB of Speed (1000) */
  46. #define BMCR_CTST 0x0080 /* Collision test */
  47. #define BMCR_FULLDPLX 0x0100 /* Full duplex */
  48. #define BMCR_ANRESTART 0x0200 /* Auto negotiation restart */
  49. #define BMCR_ISOLATE 0x0400 /* Disconnect DP83840 from MII */
  50. #define BMCR_PDOWN 0x0800 /* Powerdown the DP83840 */
  51. #define BMCR_ANENABLE 0x1000 /* Enable auto negotiation */
  52. #define BMCR_SPEED100 0x2000 /* Select 100Mbps */
  53. #define BMCR_LOOPBACK 0x4000 /* TXD loopback bits */
  54. #define BMCR_RESET 0x8000 /* Reset the DP83840 */
  55. /* Basic mode status register. */
  56. #define BMSR_ERCAP 0x0001 /* Ext-reg capability */
  57. #define BMSR_JCD 0x0002 /* Jabber detected */
  58. #define BMSR_LSTATUS 0x0004 /* Link status */
  59. #define BMSR_ANEGCAPABLE 0x0008 /* Able to do auto-negotiation */
  60. #define BMSR_RFAULT 0x0010 /* Remote fault detected */
  61. #define BMSR_ANEGCOMPLETE 0x0020 /* Auto-negotiation complete */
  62. #define BMSR_RESV 0x00c0 /* Unused... */
  63. #define BMSR_ESTATEN 0x0100 /* Extended Status in R15 */
  64. #define BMSR_100HALF2 0x0200 /* Can do 100BASE-T2 HDX */
  65. #define BMSR_100FULL2 0x0400 /* Can do 100BASE-T2 FDX */
  66. #define BMSR_10HALF 0x0800 /* Can do 10mbps, half-duplex */
  67. #define BMSR_10FULL 0x1000 /* Can do 10mbps, full-duplex */
  68. #define BMSR_100HALF 0x2000 /* Can do 100mbps, half-duplex */
  69. #define BMSR_100FULL 0x4000 /* Can do 100mbps, full-duplex */
  70. #define BMSR_100BASE4 0x8000 /* Can do 100mbps, 4k packets */
  71. /* Advertisement control register. */
  72. #define ADVERTISE_SLCT 0x001f /* Selector bits */
  73. #define ADVERTISE_CSMA 0x0001 /* Only selector supported */
  74. #define ADVERTISE_10HALF 0x0020 /* Try for 10mbps half-duplex */
  75. #define ADVERTISE_1000XFULL 0x0020 /* Try for 1000BASE-X full-duplex */
  76. #define ADVERTISE_10FULL 0x0040 /* Try for 10mbps full-duplex */
  77. #define ADVERTISE_1000XHALF 0x0040 /* Try for 1000BASE-X half-duplex */
  78. #define ADVERTISE_100HALF 0x0080 /* Try for 100mbps half-duplex */
  79. #define ADVERTISE_1000XPAUSE 0x0080 /* Try for 1000BASE-X pause */
  80. #define ADVERTISE_100FULL 0x0100 /* Try for 100mbps full-duplex */
  81. #define ADVERTISE_1000XPSE_ASYM 0x0100 /* Try for 1000BASE-X asym pause */
  82. #define ADVERTISE_100BASE4 0x0200 /* Try for 100mbps 4k packets */
  83. #define ADVERTISE_PAUSE_CAP 0x0400 /* Try for pause */
  84. #define ADVERTISE_PAUSE_ASYM 0x0800 /* Try for asymetric pause */
  85. #define ADVERTISE_RESV 0x1000 /* Unused... */
  86. #define ADVERTISE_RFAULT 0x2000 /* Say we can detect faults */
  87. #define ADVERTISE_LPACK 0x4000 /* Ack link partners response */
  88. #define ADVERTISE_NPAGE 0x8000 /* Next page bit */
  89. #define ADVERTISE_FULL (ADVERTISE_100FULL | ADVERTISE_10FULL | \
  90. ADVERTISE_CSMA)
  91. #define ADVERTISE_ALL (ADVERTISE_10HALF | ADVERTISE_10FULL | \
  92. ADVERTISE_100HALF | ADVERTISE_100FULL)
  93. /* Link partner ability register. */
  94. #define LPA_SLCT 0x001f /* Same as advertise selector */
  95. #define LPA_10HALF 0x0020 /* Can do 10mbps half-duplex */
  96. #define LPA_1000XFULL 0x0020 /* Can do 1000BASE-X full-duplex */
  97. #define LPA_10FULL 0x0040 /* Can do 10mbps full-duplex */
  98. #define LPA_1000XHALF 0x0040 /* Can do 1000BASE-X half-duplex */
  99. #define LPA_100HALF 0x0080 /* Can do 100mbps half-duplex */
  100. #define LPA_1000XPAUSE 0x0080 /* Can do 1000BASE-X pause */
  101. #define LPA_100FULL 0x0100 /* Can do 100mbps full-duplex */
  102. #define LPA_1000XPAUSE_ASYM 0x0100 /* Can do 1000BASE-X pause asym*/
  103. #define LPA_100BASE4 0x0200 /* Can do 100mbps 4k packets */
  104. #define LPA_PAUSE_CAP 0x0400 /* Can pause */
  105. #define LPA_PAUSE_ASYM 0x0800 /* Can pause asymetrically */
  106. #define LPA_RESV 0x1000 /* Unused... */
  107. #define LPA_RFAULT 0x2000 /* Link partner faulted */
  108. #define LPA_LPACK 0x4000 /* Link partner acked us */
  109. #define LPA_NPAGE 0x8000 /* Next page bit */
  110. #define LPA_DUPLEX (LPA_10FULL | LPA_100FULL)
  111. #define LPA_100 (LPA_100FULL | LPA_100HALF | LPA_100BASE4)
  112. /* Expansion register for auto-negotiation. */
  113. #define EXPANSION_NWAY 0x0001 /* Can do N-way auto-nego */
  114. #define EXPANSION_LCWP 0x0002 /* Got new RX page code word */
  115. #define EXPANSION_ENABLENPAGE 0x0004 /* This enables npage words */
  116. #define EXPANSION_NPCAPABLE 0x0008 /* Link partner supports npage */
  117. #define EXPANSION_MFAULTS 0x0010 /* Multiple faults detected */
  118. #define EXPANSION_RESV 0xffe0 /* Unused... */
  119. #define ESTATUS_1000_TFULL 0x2000 /* Can do 1000BT Full */
  120. #define ESTATUS_1000_THALF 0x1000 /* Can do 1000BT Half */
  121. /* N-way test register. */
  122. #define NWAYTEST_RESV1 0x00ff /* Unused... */
  123. #define NWAYTEST_LOOPBACK 0x0100 /* Enable loopback for N-way */
  124. #define NWAYTEST_RESV2 0xfe00 /* Unused... */
  125. /* 1000BASE-T Control register */
  126. #define ADVERTISE_1000FULL 0x0200 /* Advertise 1000BASE-T full duplex */
  127. #define ADVERTISE_1000HALF 0x0100 /* Advertise 1000BASE-T half duplex */
  128. /* 1000BASE-T Status register */
  129. #define LPA_1000LOCALRXOK 0x2000 /* Link partner local receiver status */
  130. #define LPA_1000REMRXOK 0x1000 /* Link partner remote receiver status */
  131. #define LPA_1000FULL 0x0800 /* Link partner 1000BASE-T full duplex */
  132. #define LPA_1000HALF 0x0400 /* Link partner 1000BASE-T half duplex */
  133. #define MII_DM9161_ID 0x0181b8a0
  134. #define MII_AM79C875_ID 0x00225540
  135. #define MII_MICREL_ID 0x00221610
  136. #endif /* _MII_H_ */