stm32f2xx_wwdg.c 10 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303
  1. /**
  2. ******************************************************************************
  3. * @file stm32f2xx_wwdg.c
  4. * @author MCD Application Team
  5. * @version V1.0.0
  6. * @date 18-April-2011
  7. * @brief This file provides firmware functions to manage the following
  8. * functionalities of the Window watchdog (WWDG) peripheral:
  9. * - Prescaler, Refresh window and Counter configuration
  10. * - WWDG activation
  11. * - Interrupts and flags management
  12. *
  13. * @verbatim
  14. *
  15. * ===================================================================
  16. * WWDG features
  17. * ===================================================================
  18. *
  19. * Once enabled the WWDG generates a system reset on expiry of a programmed
  20. * time period, unless the program refreshes the counter (downcounter)
  21. * before to reach 0x3F value (i.e. a reset is generated when the counter
  22. * value rolls over from 0x40 to 0x3F).
  23. * An MCU reset is also generated if the counter value is refreshed
  24. * before the counter has reached the refresh window value. This
  25. * implies that the counter must be refreshed in a limited window.
  26. *
  27. * Once enabled the WWDG cannot be disabled except by a system reset.
  28. *
  29. * WWDGRST flag in RCC_CSR register can be used to inform when a WWDG
  30. * reset occurs.
  31. *
  32. * The WWDG counter input clock is derived from the APB clock divided
  33. * by a programmable prescaler.
  34. *
  35. * WWDG counter clock = PCLK1 / Prescaler
  36. * WWDG timeout = (WWDG counter clock) * (counter value)
  37. *
  38. * Min-max timeout value @30 MHz(PCLK1): ~136.5 us / ~69.9 ms
  39. *
  40. * ===================================================================
  41. * How to use this driver
  42. * ===================================================================
  43. * 1. Enable WWDG clock using RCC_APB1PeriphClockCmd(RCC_APB1Periph_WWDG, ENABLE) function
  44. *
  45. * 2. Configure the WWDG prescaler using WWDG_SetPrescaler() function
  46. *
  47. * 3. Configure the WWDG refresh window using WWDG_SetWindowValue() function
  48. *
  49. * 4. Set the WWDG counter value and start it using WWDG_Enable() function.
  50. * When the WWDG is enabled the counter value should be configured to
  51. * a value greater than 0x40 to prevent generating an immediate reset.
  52. *
  53. * 5. Optionally you can enable the Early wakeup interrupt which is
  54. * generated when the counter reach 0x40.
  55. * Once enabled this interrupt cannot be disabled except by a system reset.
  56. *
  57. * 6. Then the application program must refresh the WWDG counter at regular
  58. * intervals during normal operation to prevent an MCU reset, using
  59. * WWDG_SetCounter() function. This operation must occur only when
  60. * the counter value is lower than the refresh window value,
  61. * programmed using WWDG_SetWindowValue().
  62. *
  63. * @endverbatim
  64. *
  65. ******************************************************************************
  66. * @attention
  67. *
  68. * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  69. * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  70. * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  71. * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  72. * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  73. * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  74. *
  75. * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  76. ******************************************************************************
  77. */
  78. /* Includes ------------------------------------------------------------------*/
  79. #include "stm32f2xx_wwdg.h"
  80. #include "stm32f2xx_rcc.h"
  81. /** @addtogroup STM32F2xx_StdPeriph_Driver
  82. * @{
  83. */
  84. /** @defgroup WWDG
  85. * @brief WWDG driver modules
  86. * @{
  87. */
  88. /* Private typedef -----------------------------------------------------------*/
  89. /* Private define ------------------------------------------------------------*/
  90. /* ----------- WWDG registers bit address in the alias region ----------- */
  91. #define WWDG_OFFSET (WWDG_BASE - PERIPH_BASE)
  92. /* Alias word address of EWI bit */
  93. #define CFR_OFFSET (WWDG_OFFSET + 0x04)
  94. #define EWI_BitNumber 0x09
  95. #define CFR_EWI_BB (PERIPH_BB_BASE + (CFR_OFFSET * 32) + (EWI_BitNumber * 4))
  96. /* --------------------- WWDG registers bit mask ------------------------ */
  97. /* CFR register bit mask */
  98. #define CFR_WDGTB_MASK ((uint32_t)0xFFFFFE7F)
  99. #define CFR_W_MASK ((uint32_t)0xFFFFFF80)
  100. #define BIT_MASK ((uint8_t)0x7F)
  101. /* Private macro -------------------------------------------------------------*/
  102. /* Private variables ---------------------------------------------------------*/
  103. /* Private function prototypes -----------------------------------------------*/
  104. /* Private functions ---------------------------------------------------------*/
  105. /** @defgroup WWDG_Private_Functions
  106. * @{
  107. */
  108. /** @defgroup WWDG_Group1 Prescaler, Refresh window and Counter configuration functions
  109. * @brief Prescaler, Refresh window and Counter configuration functions
  110. *
  111. @verbatim
  112. ===============================================================================
  113. Prescaler, Refresh window and Counter configuration functions
  114. ===============================================================================
  115. @endverbatim
  116. * @{
  117. */
  118. /**
  119. * @brief Deinitializes the WWDG peripheral registers to their default reset values.
  120. * @param None
  121. * @retval None
  122. */
  123. void WWDG_DeInit(void)
  124. {
  125. RCC_APB1PeriphResetCmd(RCC_APB1Periph_WWDG, ENABLE);
  126. RCC_APB1PeriphResetCmd(RCC_APB1Periph_WWDG, DISABLE);
  127. }
  128. /**
  129. * @brief Sets the WWDG Prescaler.
  130. * @param WWDG_Prescaler: specifies the WWDG Prescaler.
  131. * This parameter can be one of the following values:
  132. * @arg WWDG_Prescaler_1: WWDG counter clock = (PCLK1/4096)/1
  133. * @arg WWDG_Prescaler_2: WWDG counter clock = (PCLK1/4096)/2
  134. * @arg WWDG_Prescaler_4: WWDG counter clock = (PCLK1/4096)/4
  135. * @arg WWDG_Prescaler_8: WWDG counter clock = (PCLK1/4096)/8
  136. * @retval None
  137. */
  138. void WWDG_SetPrescaler(uint32_t WWDG_Prescaler)
  139. {
  140. uint32_t tmpreg = 0;
  141. /* Check the parameters */
  142. assert_param(IS_WWDG_PRESCALER(WWDG_Prescaler));
  143. /* Clear WDGTB[1:0] bits */
  144. tmpreg = WWDG->CFR & CFR_WDGTB_MASK;
  145. /* Set WDGTB[1:0] bits according to WWDG_Prescaler value */
  146. tmpreg |= WWDG_Prescaler;
  147. /* Store the new value */
  148. WWDG->CFR = tmpreg;
  149. }
  150. /**
  151. * @brief Sets the WWDG window value.
  152. * @param WindowValue: specifies the window value to be compared to the downcounter.
  153. * This parameter value must be lower than 0x80.
  154. * @retval None
  155. */
  156. void WWDG_SetWindowValue(uint8_t WindowValue)
  157. {
  158. __IO uint32_t tmpreg = 0;
  159. /* Check the parameters */
  160. assert_param(IS_WWDG_WINDOW_VALUE(WindowValue));
  161. /* Clear W[6:0] bits */
  162. tmpreg = WWDG->CFR & CFR_W_MASK;
  163. /* Set W[6:0] bits according to WindowValue value */
  164. tmpreg |= WindowValue & (uint32_t) BIT_MASK;
  165. /* Store the new value */
  166. WWDG->CFR = tmpreg;
  167. }
  168. /**
  169. * @brief Enables the WWDG Early Wakeup interrupt(EWI).
  170. * @note Once enabled this interrupt cannot be disabled except by a system reset.
  171. * @param None
  172. * @retval None
  173. */
  174. void WWDG_EnableIT(void)
  175. {
  176. *(__IO uint32_t *) CFR_EWI_BB = (uint32_t)ENABLE;
  177. }
  178. /**
  179. * @brief Sets the WWDG counter value.
  180. * @param Counter: specifies the watchdog counter value.
  181. * This parameter must be a number between 0x40 and 0x7F (to prevent generating
  182. * an immediate reset)
  183. * @retval None
  184. */
  185. void WWDG_SetCounter(uint8_t Counter)
  186. {
  187. /* Check the parameters */
  188. assert_param(IS_WWDG_COUNTER(Counter));
  189. /* Write to T[6:0] bits to configure the counter value, no need to do
  190. a read-modify-write; writing a 0 to WDGA bit does nothing */
  191. WWDG->CR = Counter & BIT_MASK;
  192. }
  193. /**
  194. * @}
  195. */
  196. /** @defgroup WWDG_Group2 WWDG activation functions
  197. * @brief WWDG activation functions
  198. *
  199. @verbatim
  200. ===============================================================================
  201. WWDG activation function
  202. ===============================================================================
  203. @endverbatim
  204. * @{
  205. */
  206. /**
  207. * @brief Enables WWDG and load the counter value.
  208. * @param Counter: specifies the watchdog counter value.
  209. * This parameter must be a number between 0x40 and 0x7F (to prevent generating
  210. * an immediate reset)
  211. * @retval None
  212. */
  213. void WWDG_Enable(uint8_t Counter)
  214. {
  215. /* Check the parameters */
  216. assert_param(IS_WWDG_COUNTER(Counter));
  217. WWDG->CR = WWDG_CR_WDGA | Counter;
  218. }
  219. /**
  220. * @}
  221. */
  222. /** @defgroup WWDG_Group3 Interrupts and flags management functions
  223. * @brief Interrupts and flags management functions
  224. *
  225. @verbatim
  226. ===============================================================================
  227. Interrupts and flags management functions
  228. ===============================================================================
  229. @endverbatim
  230. * @{
  231. */
  232. /**
  233. * @brief Checks whether the Early Wakeup interrupt flag is set or not.
  234. * @param None
  235. * @retval The new state of the Early Wakeup interrupt flag (SET or RESET)
  236. */
  237. FlagStatus WWDG_GetFlagStatus(void)
  238. {
  239. FlagStatus bitstatus = RESET;
  240. if ((WWDG->SR) != (uint32_t)RESET)
  241. {
  242. bitstatus = SET;
  243. }
  244. else
  245. {
  246. bitstatus = RESET;
  247. }
  248. return bitstatus;
  249. }
  250. /**
  251. * @brief Clears Early Wakeup interrupt flag.
  252. * @param None
  253. * @retval None
  254. */
  255. void WWDG_ClearFlag(void)
  256. {
  257. WWDG->SR = (uint32_t)RESET;
  258. }
  259. /**
  260. * @}
  261. */
  262. /**
  263. * @}
  264. */
  265. /**
  266. * @}
  267. */
  268. /**
  269. * @}
  270. */
  271. /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/