stm32f4xx_spi.h 20 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537
  1. /**
  2. ******************************************************************************
  3. * @file stm32f4xx_spi.h
  4. * @author MCD Application Team
  5. * @version V1.0.0
  6. * @date 30-September-2011
  7. * @brief This file contains all the functions prototypes for the SPI
  8. * firmware library.
  9. ******************************************************************************
  10. * @attention
  11. *
  12. * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  13. * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  14. * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  15. * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  16. * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  17. * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  18. *
  19. * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  20. ******************************************************************************
  21. */
  22. /* Define to prevent recursive inclusion -------------------------------------*/
  23. #ifndef __STM32F4xx_SPI_H
  24. #define __STM32F4xx_SPI_H
  25. #ifdef __cplusplus
  26. extern "C" {
  27. #endif
  28. /* Includes ------------------------------------------------------------------*/
  29. #include "stm32f4xx.h"
  30. /** @addtogroup STM32F4xx_StdPeriph_Driver
  31. * @{
  32. */
  33. /** @addtogroup SPI
  34. * @{
  35. */
  36. /* Exported types ------------------------------------------------------------*/
  37. /**
  38. * @brief SPI Init structure definition
  39. */
  40. typedef struct
  41. {
  42. uint16_t SPI_Direction; /*!< Specifies the SPI unidirectional or bidirectional data mode.
  43. This parameter can be a value of @ref SPI_data_direction */
  44. uint16_t SPI_Mode; /*!< Specifies the SPI operating mode.
  45. This parameter can be a value of @ref SPI_mode */
  46. uint16_t SPI_DataSize; /*!< Specifies the SPI data size.
  47. This parameter can be a value of @ref SPI_data_size */
  48. uint16_t SPI_CPOL; /*!< Specifies the serial clock steady state.
  49. This parameter can be a value of @ref SPI_Clock_Polarity */
  50. uint16_t SPI_CPHA; /*!< Specifies the clock active edge for the bit capture.
  51. This parameter can be a value of @ref SPI_Clock_Phase */
  52. uint16_t SPI_NSS; /*!< Specifies whether the NSS signal is managed by
  53. hardware (NSS pin) or by software using the SSI bit.
  54. This parameter can be a value of @ref SPI_Slave_Select_management */
  55. uint16_t SPI_BaudRatePrescaler; /*!< Specifies the Baud Rate prescaler value which will be
  56. used to configure the transmit and receive SCK clock.
  57. This parameter can be a value of @ref SPI_BaudRate_Prescaler
  58. @note The communication clock is derived from the master
  59. clock. The slave clock does not need to be set. */
  60. uint16_t SPI_FirstBit; /*!< Specifies whether data transfers start from MSB or LSB bit.
  61. This parameter can be a value of @ref SPI_MSB_LSB_transmission */
  62. uint16_t SPI_CRCPolynomial; /*!< Specifies the polynomial used for the CRC calculation. */
  63. }SPI_InitTypeDef;
  64. /**
  65. * @brief I2S Init structure definition
  66. */
  67. typedef struct
  68. {
  69. uint16_t I2S_Mode; /*!< Specifies the I2S operating mode.
  70. This parameter can be a value of @ref I2S_Mode */
  71. uint16_t I2S_Standard; /*!< Specifies the standard used for the I2S communication.
  72. This parameter can be a value of @ref I2S_Standard */
  73. uint16_t I2S_DataFormat; /*!< Specifies the data format for the I2S communication.
  74. This parameter can be a value of @ref I2S_Data_Format */
  75. uint16_t I2S_MCLKOutput; /*!< Specifies whether the I2S MCLK output is enabled or not.
  76. This parameter can be a value of @ref I2S_MCLK_Output */
  77. uint32_t I2S_AudioFreq; /*!< Specifies the frequency selected for the I2S communication.
  78. This parameter can be a value of @ref I2S_Audio_Frequency */
  79. uint16_t I2S_CPOL; /*!< Specifies the idle state of the I2S clock.
  80. This parameter can be a value of @ref I2S_Clock_Polarity */
  81. }I2S_InitTypeDef;
  82. /* Exported constants --------------------------------------------------------*/
  83. /** @defgroup SPI_Exported_Constants
  84. * @{
  85. */
  86. #define IS_SPI_ALL_PERIPH(PERIPH) (((PERIPH) == SPI1) || \
  87. ((PERIPH) == SPI2) || \
  88. ((PERIPH) == SPI3))
  89. #define IS_SPI_ALL_PERIPH_EXT(PERIPH) (((PERIPH) == SPI1) || \
  90. ((PERIPH) == SPI2) || \
  91. ((PERIPH) == SPI3) || \
  92. ((PERIPH) == I2S2ext) || \
  93. ((PERIPH) == I2S3ext))
  94. #define IS_SPI_23_PERIPH(PERIPH) (((PERIPH) == SPI2) || \
  95. ((PERIPH) == SPI3))
  96. #define IS_SPI_23_PERIPH_EXT(PERIPH) (((PERIPH) == SPI2) || \
  97. ((PERIPH) == SPI3) || \
  98. ((PERIPH) == I2S2ext) || \
  99. ((PERIPH) == I2S3ext))
  100. #define IS_I2S_EXT_PERIPH(PERIPH) (((PERIPH) == I2S2ext) || \
  101. ((PERIPH) == I2S3ext))
  102. /** @defgroup SPI_data_direction
  103. * @{
  104. */
  105. #define SPI_Direction_2Lines_FullDuplex ((uint16_t)0x0000)
  106. #define SPI_Direction_2Lines_RxOnly ((uint16_t)0x0400)
  107. #define SPI_Direction_1Line_Rx ((uint16_t)0x8000)
  108. #define SPI_Direction_1Line_Tx ((uint16_t)0xC000)
  109. #define IS_SPI_DIRECTION_MODE(MODE) (((MODE) == SPI_Direction_2Lines_FullDuplex) || \
  110. ((MODE) == SPI_Direction_2Lines_RxOnly) || \
  111. ((MODE) == SPI_Direction_1Line_Rx) || \
  112. ((MODE) == SPI_Direction_1Line_Tx))
  113. /**
  114. * @}
  115. */
  116. /** @defgroup SPI_mode
  117. * @{
  118. */
  119. #define SPI_Mode_Master ((uint16_t)0x0104)
  120. #define SPI_Mode_Slave ((uint16_t)0x0000)
  121. #define IS_SPI_MODE(MODE) (((MODE) == SPI_Mode_Master) || \
  122. ((MODE) == SPI_Mode_Slave))
  123. /**
  124. * @}
  125. */
  126. /** @defgroup SPI_data_size
  127. * @{
  128. */
  129. #define SPI_DataSize_16b ((uint16_t)0x0800)
  130. #define SPI_DataSize_8b ((uint16_t)0x0000)
  131. #define IS_SPI_DATASIZE(DATASIZE) (((DATASIZE) == SPI_DataSize_16b) || \
  132. ((DATASIZE) == SPI_DataSize_8b))
  133. /**
  134. * @}
  135. */
  136. /** @defgroup SPI_Clock_Polarity
  137. * @{
  138. */
  139. #define SPI_CPOL_Low ((uint16_t)0x0000)
  140. #define SPI_CPOL_High ((uint16_t)0x0002)
  141. #define IS_SPI_CPOL(CPOL) (((CPOL) == SPI_CPOL_Low) || \
  142. ((CPOL) == SPI_CPOL_High))
  143. /**
  144. * @}
  145. */
  146. /** @defgroup SPI_Clock_Phase
  147. * @{
  148. */
  149. #define SPI_CPHA_1Edge ((uint16_t)0x0000)
  150. #define SPI_CPHA_2Edge ((uint16_t)0x0001)
  151. #define IS_SPI_CPHA(CPHA) (((CPHA) == SPI_CPHA_1Edge) || \
  152. ((CPHA) == SPI_CPHA_2Edge))
  153. /**
  154. * @}
  155. */
  156. /** @defgroup SPI_Slave_Select_management
  157. * @{
  158. */
  159. #define SPI_NSS_Soft ((uint16_t)0x0200)
  160. #define SPI_NSS_Hard ((uint16_t)0x0000)
  161. #define IS_SPI_NSS(NSS) (((NSS) == SPI_NSS_Soft) || \
  162. ((NSS) == SPI_NSS_Hard))
  163. /**
  164. * @}
  165. */
  166. /** @defgroup SPI_BaudRate_Prescaler
  167. * @{
  168. */
  169. #define SPI_BaudRatePrescaler_2 ((uint16_t)0x0000)
  170. #define SPI_BaudRatePrescaler_4 ((uint16_t)0x0008)
  171. #define SPI_BaudRatePrescaler_8 ((uint16_t)0x0010)
  172. #define SPI_BaudRatePrescaler_16 ((uint16_t)0x0018)
  173. #define SPI_BaudRatePrescaler_32 ((uint16_t)0x0020)
  174. #define SPI_BaudRatePrescaler_64 ((uint16_t)0x0028)
  175. #define SPI_BaudRatePrescaler_128 ((uint16_t)0x0030)
  176. #define SPI_BaudRatePrescaler_256 ((uint16_t)0x0038)
  177. #define IS_SPI_BAUDRATE_PRESCALER(PRESCALER) (((PRESCALER) == SPI_BaudRatePrescaler_2) || \
  178. ((PRESCALER) == SPI_BaudRatePrescaler_4) || \
  179. ((PRESCALER) == SPI_BaudRatePrescaler_8) || \
  180. ((PRESCALER) == SPI_BaudRatePrescaler_16) || \
  181. ((PRESCALER) == SPI_BaudRatePrescaler_32) || \
  182. ((PRESCALER) == SPI_BaudRatePrescaler_64) || \
  183. ((PRESCALER) == SPI_BaudRatePrescaler_128) || \
  184. ((PRESCALER) == SPI_BaudRatePrescaler_256))
  185. /**
  186. * @}
  187. */
  188. /** @defgroup SPI_MSB_LSB_transmission
  189. * @{
  190. */
  191. #define SPI_FirstBit_MSB ((uint16_t)0x0000)
  192. #define SPI_FirstBit_LSB ((uint16_t)0x0080)
  193. #define IS_SPI_FIRST_BIT(BIT) (((BIT) == SPI_FirstBit_MSB) || \
  194. ((BIT) == SPI_FirstBit_LSB))
  195. /**
  196. * @}
  197. */
  198. /** @defgroup SPI_I2S_Mode
  199. * @{
  200. */
  201. #define I2S_Mode_SlaveTx ((uint16_t)0x0000)
  202. #define I2S_Mode_SlaveRx ((uint16_t)0x0100)
  203. #define I2S_Mode_MasterTx ((uint16_t)0x0200)
  204. #define I2S_Mode_MasterRx ((uint16_t)0x0300)
  205. #define IS_I2S_MODE(MODE) (((MODE) == I2S_Mode_SlaveTx) || \
  206. ((MODE) == I2S_Mode_SlaveRx) || \
  207. ((MODE) == I2S_Mode_MasterTx)|| \
  208. ((MODE) == I2S_Mode_MasterRx))
  209. /**
  210. * @}
  211. */
  212. /** @defgroup SPI_I2S_Standard
  213. * @{
  214. */
  215. #define I2S_Standard_Phillips ((uint16_t)0x0000)
  216. #define I2S_Standard_MSB ((uint16_t)0x0010)
  217. #define I2S_Standard_LSB ((uint16_t)0x0020)
  218. #define I2S_Standard_PCMShort ((uint16_t)0x0030)
  219. #define I2S_Standard_PCMLong ((uint16_t)0x00B0)
  220. #define IS_I2S_STANDARD(STANDARD) (((STANDARD) == I2S_Standard_Phillips) || \
  221. ((STANDARD) == I2S_Standard_MSB) || \
  222. ((STANDARD) == I2S_Standard_LSB) || \
  223. ((STANDARD) == I2S_Standard_PCMShort) || \
  224. ((STANDARD) == I2S_Standard_PCMLong))
  225. /**
  226. * @}
  227. */
  228. /** @defgroup SPI_I2S_Data_Format
  229. * @{
  230. */
  231. #define I2S_DataFormat_16b ((uint16_t)0x0000)
  232. #define I2S_DataFormat_16bextended ((uint16_t)0x0001)
  233. #define I2S_DataFormat_24b ((uint16_t)0x0003)
  234. #define I2S_DataFormat_32b ((uint16_t)0x0005)
  235. #define IS_I2S_DATA_FORMAT(FORMAT) (((FORMAT) == I2S_DataFormat_16b) || \
  236. ((FORMAT) == I2S_DataFormat_16bextended) || \
  237. ((FORMAT) == I2S_DataFormat_24b) || \
  238. ((FORMAT) == I2S_DataFormat_32b))
  239. /**
  240. * @}
  241. */
  242. /** @defgroup SPI_I2S_MCLK_Output
  243. * @{
  244. */
  245. #define I2S_MCLKOutput_Enable ((uint16_t)0x0200)
  246. #define I2S_MCLKOutput_Disable ((uint16_t)0x0000)
  247. #define IS_I2S_MCLK_OUTPUT(OUTPUT) (((OUTPUT) == I2S_MCLKOutput_Enable) || \
  248. ((OUTPUT) == I2S_MCLKOutput_Disable))
  249. /**
  250. * @}
  251. */
  252. /** @defgroup SPI_I2S_Audio_Frequency
  253. * @{
  254. */
  255. #define I2S_AudioFreq_192k ((uint32_t)192000)
  256. #define I2S_AudioFreq_96k ((uint32_t)96000)
  257. #define I2S_AudioFreq_48k ((uint32_t)48000)
  258. #define I2S_AudioFreq_44k ((uint32_t)44100)
  259. #define I2S_AudioFreq_32k ((uint32_t)32000)
  260. #define I2S_AudioFreq_22k ((uint32_t)22050)
  261. #define I2S_AudioFreq_16k ((uint32_t)16000)
  262. #define I2S_AudioFreq_11k ((uint32_t)11025)
  263. #define I2S_AudioFreq_8k ((uint32_t)8000)
  264. #define I2S_AudioFreq_Default ((uint32_t)2)
  265. #define IS_I2S_AUDIO_FREQ(FREQ) ((((FREQ) >= I2S_AudioFreq_8k) && \
  266. ((FREQ) <= I2S_AudioFreq_192k)) || \
  267. ((FREQ) == I2S_AudioFreq_Default))
  268. /**
  269. * @}
  270. */
  271. /** @defgroup SPI_I2S_Clock_Polarity
  272. * @{
  273. */
  274. #define I2S_CPOL_Low ((uint16_t)0x0000)
  275. #define I2S_CPOL_High ((uint16_t)0x0008)
  276. #define IS_I2S_CPOL(CPOL) (((CPOL) == I2S_CPOL_Low) || \
  277. ((CPOL) == I2S_CPOL_High))
  278. /**
  279. * @}
  280. */
  281. /** @defgroup SPI_I2S_DMA_transfer_requests
  282. * @{
  283. */
  284. #define SPI_I2S_DMAReq_Tx ((uint16_t)0x0002)
  285. #define SPI_I2S_DMAReq_Rx ((uint16_t)0x0001)
  286. #define IS_SPI_I2S_DMAREQ(DMAREQ) ((((DMAREQ) & (uint16_t)0xFFFC) == 0x00) && ((DMAREQ) != 0x00))
  287. /**
  288. * @}
  289. */
  290. /** @defgroup SPI_NSS_internal_software_management
  291. * @{
  292. */
  293. #define SPI_NSSInternalSoft_Set ((uint16_t)0x0100)
  294. #define SPI_NSSInternalSoft_Reset ((uint16_t)0xFEFF)
  295. #define IS_SPI_NSS_INTERNAL(INTERNAL) (((INTERNAL) == SPI_NSSInternalSoft_Set) || \
  296. ((INTERNAL) == SPI_NSSInternalSoft_Reset))
  297. /**
  298. * @}
  299. */
  300. /** @defgroup SPI_CRC_Transmit_Receive
  301. * @{
  302. */
  303. #define SPI_CRC_Tx ((uint8_t)0x00)
  304. #define SPI_CRC_Rx ((uint8_t)0x01)
  305. #define IS_SPI_CRC(CRC) (((CRC) == SPI_CRC_Tx) || ((CRC) == SPI_CRC_Rx))
  306. /**
  307. * @}
  308. */
  309. /** @defgroup SPI_direction_transmit_receive
  310. * @{
  311. */
  312. #define SPI_Direction_Rx ((uint16_t)0xBFFF)
  313. #define SPI_Direction_Tx ((uint16_t)0x4000)
  314. #define IS_SPI_DIRECTION(DIRECTION) (((DIRECTION) == SPI_Direction_Rx) || \
  315. ((DIRECTION) == SPI_Direction_Tx))
  316. /**
  317. * @}
  318. */
  319. /** @defgroup SPI_I2S_interrupts_definition
  320. * @{
  321. */
  322. #define SPI_I2S_IT_TXE ((uint8_t)0x71)
  323. #define SPI_I2S_IT_RXNE ((uint8_t)0x60)
  324. #define SPI_I2S_IT_ERR ((uint8_t)0x50)
  325. #define I2S_IT_UDR ((uint8_t)0x53)
  326. #define SPI_I2S_IT_TIFRFE ((uint8_t)0x58)
  327. #define IS_SPI_I2S_CONFIG_IT(IT) (((IT) == SPI_I2S_IT_TXE) || \
  328. ((IT) == SPI_I2S_IT_RXNE) || \
  329. ((IT) == SPI_I2S_IT_ERR))
  330. #define SPI_I2S_IT_OVR ((uint8_t)0x56)
  331. #define SPI_IT_MODF ((uint8_t)0x55)
  332. #define SPI_IT_CRCERR ((uint8_t)0x54)
  333. #define IS_SPI_I2S_CLEAR_IT(IT) (((IT) == SPI_IT_CRCERR))
  334. #define IS_SPI_I2S_GET_IT(IT) (((IT) == SPI_I2S_IT_RXNE)|| ((IT) == SPI_I2S_IT_TXE) || \
  335. ((IT) == SPI_IT_CRCERR) || ((IT) == SPI_IT_MODF) || \
  336. ((IT) == SPI_I2S_IT_OVR) || ((IT) == I2S_IT_UDR) ||\
  337. ((IT) == SPI_I2S_IT_TIFRFE))
  338. /**
  339. * @}
  340. */
  341. /** @defgroup SPI_I2S_flags_definition
  342. * @{
  343. */
  344. #define SPI_I2S_FLAG_RXNE ((uint16_t)0x0001)
  345. #define SPI_I2S_FLAG_TXE ((uint16_t)0x0002)
  346. #define I2S_FLAG_CHSIDE ((uint16_t)0x0004)
  347. #define I2S_FLAG_UDR ((uint16_t)0x0008)
  348. #define SPI_FLAG_CRCERR ((uint16_t)0x0010)
  349. #define SPI_FLAG_MODF ((uint16_t)0x0020)
  350. #define SPI_I2S_FLAG_OVR ((uint16_t)0x0040)
  351. #define SPI_I2S_FLAG_BSY ((uint16_t)0x0080)
  352. #define SPI_I2S_FLAG_TIFRFE ((uint16_t)0x0100)
  353. #define IS_SPI_I2S_CLEAR_FLAG(FLAG) (((FLAG) == SPI_FLAG_CRCERR))
  354. #define IS_SPI_I2S_GET_FLAG(FLAG) (((FLAG) == SPI_I2S_FLAG_BSY) || ((FLAG) == SPI_I2S_FLAG_OVR) || \
  355. ((FLAG) == SPI_FLAG_MODF) || ((FLAG) == SPI_FLAG_CRCERR) || \
  356. ((FLAG) == I2S_FLAG_UDR) || ((FLAG) == I2S_FLAG_CHSIDE) || \
  357. ((FLAG) == SPI_I2S_FLAG_TXE) || ((FLAG) == SPI_I2S_FLAG_RXNE)|| \
  358. ((FLAG) == SPI_I2S_FLAG_TIFRFE))
  359. /**
  360. * @}
  361. */
  362. /** @defgroup SPI_CRC_polynomial
  363. * @{
  364. */
  365. #define IS_SPI_CRC_POLYNOMIAL(POLYNOMIAL) ((POLYNOMIAL) >= 0x1)
  366. /**
  367. * @}
  368. */
  369. /** @defgroup SPI_I2S_Legacy
  370. * @{
  371. */
  372. #define SPI_DMAReq_Tx SPI_I2S_DMAReq_Tx
  373. #define SPI_DMAReq_Rx SPI_I2S_DMAReq_Rx
  374. #define SPI_IT_TXE SPI_I2S_IT_TXE
  375. #define SPI_IT_RXNE SPI_I2S_IT_RXNE
  376. #define SPI_IT_ERR SPI_I2S_IT_ERR
  377. #define SPI_IT_OVR SPI_I2S_IT_OVR
  378. #define SPI_FLAG_RXNE SPI_I2S_FLAG_RXNE
  379. #define SPI_FLAG_TXE SPI_I2S_FLAG_TXE
  380. #define SPI_FLAG_OVR SPI_I2S_FLAG_OVR
  381. #define SPI_FLAG_BSY SPI_I2S_FLAG_BSY
  382. #define SPI_DeInit SPI_I2S_DeInit
  383. #define SPI_ITConfig SPI_I2S_ITConfig
  384. #define SPI_DMACmd SPI_I2S_DMACmd
  385. #define SPI_SendData SPI_I2S_SendData
  386. #define SPI_ReceiveData SPI_I2S_ReceiveData
  387. #define SPI_GetFlagStatus SPI_I2S_GetFlagStatus
  388. #define SPI_ClearFlag SPI_I2S_ClearFlag
  389. #define SPI_GetITStatus SPI_I2S_GetITStatus
  390. #define SPI_ClearITPendingBit SPI_I2S_ClearITPendingBit
  391. /**
  392. * @}
  393. */
  394. /**
  395. * @}
  396. */
  397. /* Exported macro ------------------------------------------------------------*/
  398. /* Exported functions --------------------------------------------------------*/
  399. /* Function used to set the SPI configuration to the default reset state *****/
  400. void SPI_I2S_DeInit(SPI_TypeDef* SPIx);
  401. /* Initialization and Configuration functions *********************************/
  402. void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct);
  403. void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct);
  404. void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct);
  405. void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct);
  406. void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState);
  407. void I2S_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState);
  408. void SPI_DataSizeConfig(SPI_TypeDef* SPIx, uint16_t SPI_DataSize);
  409. void SPI_BiDirectionalLineConfig(SPI_TypeDef* SPIx, uint16_t SPI_Direction);
  410. void SPI_NSSInternalSoftwareConfig(SPI_TypeDef* SPIx, uint16_t SPI_NSSInternalSoft);
  411. void SPI_SSOutputCmd(SPI_TypeDef* SPIx, FunctionalState NewState);
  412. void SPI_TIModeCmd(SPI_TypeDef* SPIx, FunctionalState NewState);
  413. void I2S_FullDuplexConfig(SPI_TypeDef* I2Sxext, I2S_InitTypeDef* I2S_InitStruct);
  414. /* Data transfers functions ***************************************************/
  415. void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data);
  416. uint16_t SPI_I2S_ReceiveData(SPI_TypeDef* SPIx);
  417. /* Hardware CRC Calculation functions *****************************************/
  418. void SPI_CalculateCRC(SPI_TypeDef* SPIx, FunctionalState NewState);
  419. void SPI_TransmitCRC(SPI_TypeDef* SPIx);
  420. uint16_t SPI_GetCRC(SPI_TypeDef* SPIx, uint8_t SPI_CRC);
  421. uint16_t SPI_GetCRCPolynomial(SPI_TypeDef* SPIx);
  422. /* DMA transfers management functions *****************************************/
  423. void SPI_I2S_DMACmd(SPI_TypeDef* SPIx, uint16_t SPI_I2S_DMAReq, FunctionalState NewState);
  424. /* Interrupts and flags management functions **********************************/
  425. void SPI_I2S_ITConfig(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT, FunctionalState NewState);
  426. FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG);
  427. void SPI_I2S_ClearFlag(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG);
  428. ITStatus SPI_I2S_GetITStatus(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT);
  429. void SPI_I2S_ClearITPendingBit(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT);
  430. #ifdef __cplusplus
  431. }
  432. #endif
  433. #endif /*__STM32F4xx_SPI_H */
  434. /**
  435. * @}
  436. */
  437. /**
  438. * @}
  439. */
  440. /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/