stm32f4xx_ll_iwdg.h 10 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327
  1. /**
  2. ******************************************************************************
  3. * @file stm32f4xx_ll_iwdg.h
  4. * @author MCD Application Team
  5. * @brief Header file of IWDG LL module.
  6. ******************************************************************************
  7. * @attention
  8. *
  9. * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
  10. *
  11. * Redistribution and use in source and binary forms, with or without modification,
  12. * are permitted provided that the following conditions are met:
  13. * 1. Redistributions of source code must retain the above copyright notice,
  14. * this list of conditions and the following disclaimer.
  15. * 2. Redistributions in binary form must reproduce the above copyright notice,
  16. * this list of conditions and the following disclaimer in the documentation
  17. * and/or other materials provided with the distribution.
  18. * 3. Neither the name of STMicroelectronics nor the names of its contributors
  19. * may be used to endorse or promote products derived from this software
  20. * without specific prior written permission.
  21. *
  22. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  23. * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  24. * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  25. * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  26. * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  27. * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  28. * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  29. * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  30. * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  31. * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  32. *
  33. ******************************************************************************
  34. */
  35. /* Define to prevent recursive inclusion -------------------------------------*/
  36. #ifndef __STM32F4xx_LL_IWDG_H
  37. #define __STM32F4xx_LL_IWDG_H
  38. #ifdef __cplusplus
  39. extern "C" {
  40. #endif
  41. /* Includes ------------------------------------------------------------------*/
  42. #include "stm32f4xx.h"
  43. /** @addtogroup STM32F4xx_LL_Driver
  44. * @{
  45. */
  46. #if defined(IWDG)
  47. /** @defgroup IWDG_LL IWDG
  48. * @{
  49. */
  50. /* Private types -------------------------------------------------------------*/
  51. /* Private variables ---------------------------------------------------------*/
  52. /* Private constants ---------------------------------------------------------*/
  53. /** @defgroup IWDG_LL_Private_Constants IWDG Private Constants
  54. * @{
  55. */
  56. #define LL_IWDG_KEY_RELOAD 0x0000AAAAU /*!< IWDG Reload Counter Enable */
  57. #define LL_IWDG_KEY_ENABLE 0x0000CCCCU /*!< IWDG Peripheral Enable */
  58. #define LL_IWDG_KEY_WR_ACCESS_ENABLE 0x00005555U /*!< IWDG KR Write Access Enable */
  59. #define LL_IWDG_KEY_WR_ACCESS_DISABLE 0x00000000U /*!< IWDG KR Write Access Disable */
  60. /**
  61. * @}
  62. */
  63. /* Private macros ------------------------------------------------------------*/
  64. /* Exported types ------------------------------------------------------------*/
  65. /* Exported constants --------------------------------------------------------*/
  66. /** @defgroup IWDG_LL_Exported_Constants IWDG Exported Constants
  67. * @{
  68. */
  69. /** @defgroup IWDG_LL_EC_GET_FLAG Get Flags Defines
  70. * @brief Flags defines which can be used with LL_IWDG_ReadReg function
  71. * @{
  72. */
  73. #define LL_IWDG_SR_PVU IWDG_SR_PVU /*!< Watchdog prescaler value update */
  74. #define LL_IWDG_SR_RVU IWDG_SR_RVU /*!< Watchdog counter reload value update */
  75. /**
  76. * @}
  77. */
  78. /** @defgroup IWDG_LL_EC_PRESCALER Prescaler Divider
  79. * @{
  80. */
  81. #define LL_IWDG_PRESCALER_4 0x00000000U /*!< Divider by 4 */
  82. #define LL_IWDG_PRESCALER_8 (IWDG_PR_PR_0) /*!< Divider by 8 */
  83. #define LL_IWDG_PRESCALER_16 (IWDG_PR_PR_1) /*!< Divider by 16 */
  84. #define LL_IWDG_PRESCALER_32 (IWDG_PR_PR_1 | IWDG_PR_PR_0) /*!< Divider by 32 */
  85. #define LL_IWDG_PRESCALER_64 (IWDG_PR_PR_2) /*!< Divider by 64 */
  86. #define LL_IWDG_PRESCALER_128 (IWDG_PR_PR_2 | IWDG_PR_PR_0) /*!< Divider by 128 */
  87. #define LL_IWDG_PRESCALER_256 (IWDG_PR_PR_2 | IWDG_PR_PR_1) /*!< Divider by 256 */
  88. /**
  89. * @}
  90. */
  91. /**
  92. * @}
  93. */
  94. /* Exported macro ------------------------------------------------------------*/
  95. /** @defgroup IWDG_LL_Exported_Macros IWDG Exported Macros
  96. * @{
  97. */
  98. /** @defgroup IWDG_LL_EM_WRITE_READ Common Write and read registers Macros
  99. * @{
  100. */
  101. /**
  102. * @brief Write a value in IWDG register
  103. * @param __INSTANCE__ IWDG Instance
  104. * @param __REG__ Register to be written
  105. * @param __VALUE__ Value to be written in the register
  106. * @retval None
  107. */
  108. #define LL_IWDG_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__))
  109. /**
  110. * @brief Read a value in IWDG register
  111. * @param __INSTANCE__ IWDG Instance
  112. * @param __REG__ Register to be read
  113. * @retval Register value
  114. */
  115. #define LL_IWDG_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
  116. /**
  117. * @}
  118. */
  119. /**
  120. * @}
  121. */
  122. /* Exported functions --------------------------------------------------------*/
  123. /** @defgroup IWDG_LL_Exported_Functions IWDG Exported Functions
  124. * @{
  125. */
  126. /** @defgroup IWDG_LL_EF_Configuration Configuration
  127. * @{
  128. */
  129. /**
  130. * @brief Start the Independent Watchdog
  131. * @note Except if the hardware watchdog option is selected
  132. * @rmtoll KR KEY LL_IWDG_Enable
  133. * @param IWDGx IWDG Instance
  134. * @retval None
  135. */
  136. __STATIC_INLINE void LL_IWDG_Enable(IWDG_TypeDef *IWDGx)
  137. {
  138. WRITE_REG(IWDG->KR, LL_IWDG_KEY_ENABLE);
  139. }
  140. /**
  141. * @brief Reloads IWDG counter with value defined in the reload register
  142. * @rmtoll KR KEY LL_IWDG_ReloadCounter
  143. * @param IWDGx IWDG Instance
  144. * @retval None
  145. */
  146. __STATIC_INLINE void LL_IWDG_ReloadCounter(IWDG_TypeDef *IWDGx)
  147. {
  148. WRITE_REG(IWDG->KR, LL_IWDG_KEY_RELOAD);
  149. }
  150. /**
  151. * @brief Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers
  152. * @rmtoll KR KEY LL_IWDG_EnableWriteAccess
  153. * @param IWDGx IWDG Instance
  154. * @retval None
  155. */
  156. __STATIC_INLINE void LL_IWDG_EnableWriteAccess(IWDG_TypeDef *IWDGx)
  157. {
  158. WRITE_REG(IWDG->KR, LL_IWDG_KEY_WR_ACCESS_ENABLE);
  159. }
  160. /**
  161. * @brief Disable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers
  162. * @rmtoll KR KEY LL_IWDG_DisableWriteAccess
  163. * @param IWDGx IWDG Instance
  164. * @retval None
  165. */
  166. __STATIC_INLINE void LL_IWDG_DisableWriteAccess(IWDG_TypeDef *IWDGx)
  167. {
  168. WRITE_REG(IWDG->KR, LL_IWDG_KEY_WR_ACCESS_DISABLE);
  169. }
  170. /**
  171. * @brief Select the prescaler of the IWDG
  172. * @rmtoll PR PR LL_IWDG_SetPrescaler
  173. * @param IWDGx IWDG Instance
  174. * @param Prescaler This parameter can be one of the following values:
  175. * @arg @ref LL_IWDG_PRESCALER_4
  176. * @arg @ref LL_IWDG_PRESCALER_8
  177. * @arg @ref LL_IWDG_PRESCALER_16
  178. * @arg @ref LL_IWDG_PRESCALER_32
  179. * @arg @ref LL_IWDG_PRESCALER_64
  180. * @arg @ref LL_IWDG_PRESCALER_128
  181. * @arg @ref LL_IWDG_PRESCALER_256
  182. * @retval None
  183. */
  184. __STATIC_INLINE void LL_IWDG_SetPrescaler(IWDG_TypeDef *IWDGx, uint32_t Prescaler)
  185. {
  186. WRITE_REG(IWDGx->PR, IWDG_PR_PR & Prescaler);
  187. }
  188. /**
  189. * @brief Get the selected prescaler of the IWDG
  190. * @rmtoll PR PR LL_IWDG_GetPrescaler
  191. * @param IWDGx IWDG Instance
  192. * @retval Returned value can be one of the following values:
  193. * @arg @ref LL_IWDG_PRESCALER_4
  194. * @arg @ref LL_IWDG_PRESCALER_8
  195. * @arg @ref LL_IWDG_PRESCALER_16
  196. * @arg @ref LL_IWDG_PRESCALER_32
  197. * @arg @ref LL_IWDG_PRESCALER_64
  198. * @arg @ref LL_IWDG_PRESCALER_128
  199. * @arg @ref LL_IWDG_PRESCALER_256
  200. */
  201. __STATIC_INLINE uint32_t LL_IWDG_GetPrescaler(IWDG_TypeDef *IWDGx)
  202. {
  203. return (uint32_t)(READ_REG(IWDGx->PR));
  204. }
  205. /**
  206. * @brief Specify the IWDG down-counter reload value
  207. * @rmtoll RLR RL LL_IWDG_SetReloadCounter
  208. * @param IWDGx IWDG Instance
  209. * @param Counter Value between Min_Data=0 and Max_Data=0x0FFF
  210. * @retval None
  211. */
  212. __STATIC_INLINE void LL_IWDG_SetReloadCounter(IWDG_TypeDef *IWDGx, uint32_t Counter)
  213. {
  214. WRITE_REG(IWDGx->RLR, IWDG_RLR_RL & Counter);
  215. }
  216. /**
  217. * @brief Get the specified IWDG down-counter reload value
  218. * @rmtoll RLR RL LL_IWDG_GetReloadCounter
  219. * @param IWDGx IWDG Instance
  220. * @retval Value between Min_Data=0 and Max_Data=0x0FFF
  221. */
  222. __STATIC_INLINE uint32_t LL_IWDG_GetReloadCounter(IWDG_TypeDef *IWDGx)
  223. {
  224. return (uint32_t)(READ_REG(IWDGx->RLR));
  225. }
  226. /**
  227. * @}
  228. */
  229. /** @defgroup IWDG_LL_EF_FLAG_Management FLAG_Management
  230. * @{
  231. */
  232. /**
  233. * @brief Check if flag Prescaler Value Update is set or not
  234. * @rmtoll SR PVU LL_IWDG_IsActiveFlag_PVU
  235. * @param IWDGx IWDG Instance
  236. * @retval State of bit (1 or 0).
  237. */
  238. __STATIC_INLINE uint32_t LL_IWDG_IsActiveFlag_PVU(IWDG_TypeDef *IWDGx)
  239. {
  240. return (READ_BIT(IWDGx->SR, IWDG_SR_PVU) == (IWDG_SR_PVU));
  241. }
  242. /**
  243. * @brief Check if flag Reload Value Update is set or not
  244. * @rmtoll SR RVU LL_IWDG_IsActiveFlag_RVU
  245. * @param IWDGx IWDG Instance
  246. * @retval State of bit (1 or 0).
  247. */
  248. __STATIC_INLINE uint32_t LL_IWDG_IsActiveFlag_RVU(IWDG_TypeDef *IWDGx)
  249. {
  250. return (READ_BIT(IWDGx->SR, IWDG_SR_RVU) == (IWDG_SR_RVU));
  251. }
  252. /**
  253. * @brief Check if all flags Prescaler, Reload & Window Value Update are reset or not
  254. * @rmtoll SR PVU LL_IWDG_IsReady\n
  255. * SR RVU LL_IWDG_IsReady
  256. * @param IWDGx IWDG Instance
  257. * @retval State of bits (1 or 0).
  258. */
  259. __STATIC_INLINE uint32_t LL_IWDG_IsReady(IWDG_TypeDef *IWDGx)
  260. {
  261. return (READ_BIT(IWDGx->SR, IWDG_SR_PVU | IWDG_SR_RVU) == 0U);
  262. }
  263. /**
  264. * @}
  265. */
  266. /**
  267. * @}
  268. */
  269. /**
  270. * @}
  271. */
  272. #endif /* IWDG) */
  273. /**
  274. * @}
  275. */
  276. #ifdef __cplusplus
  277. }
  278. #endif
  279. #endif /* __STM32F4xx_LL_IWDG_H */
  280. /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/