stm32f7xx_hal_i2s.h 18 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481
  1. /**
  2. ******************************************************************************
  3. * @file stm32f7xx_hal_i2s.h
  4. * @author MCD Application Team
  5. * @brief Header file of I2S HAL module.
  6. ******************************************************************************
  7. * @attention
  8. *
  9. * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
  10. *
  11. * Redistribution and use in source and binary forms, with or without modification,
  12. * are permitted provided that the following conditions are met:
  13. * 1. Redistributions of source code must retain the above copyright notice,
  14. * this list of conditions and the following disclaimer.
  15. * 2. Redistributions in binary form must reproduce the above copyright notice,
  16. * this list of conditions and the following disclaimer in the documentation
  17. * and/or other materials provided with the distribution.
  18. * 3. Neither the name of STMicroelectronics nor the names of its contributors
  19. * may be used to endorse or promote products derived from this software
  20. * without specific prior written permission.
  21. *
  22. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  23. * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  24. * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  25. * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  26. * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  27. * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  28. * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  29. * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  30. * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  31. * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  32. *
  33. ******************************************************************************
  34. */
  35. /* Define to prevent recursive inclusion -------------------------------------*/
  36. #ifndef __STM32F7xx_HAL_I2S_H
  37. #define __STM32F7xx_HAL_I2S_H
  38. #ifdef __cplusplus
  39. extern "C" {
  40. #endif
  41. /* Includes ------------------------------------------------------------------*/
  42. #include "stm32f7xx_hal_def.h"
  43. /** @addtogroup STM32F7xx_HAL_Driver
  44. * @{
  45. */
  46. /** @addtogroup I2S
  47. * @{
  48. */
  49. /* Exported types ------------------------------------------------------------*/
  50. /** @defgroup I2S_Exported_Types I2S Exported Types
  51. * @{
  52. */
  53. /**
  54. * @brief I2S Init structure definition
  55. */
  56. typedef struct
  57. {
  58. uint32_t Mode; /*!< Specifies the I2S operating mode.
  59. This parameter can be a value of @ref I2S_Mode */
  60. uint32_t Standard; /*!< Specifies the standard used for the I2S communication.
  61. This parameter can be a value of @ref I2S_Standard */
  62. uint32_t DataFormat; /*!< Specifies the data format for the I2S communication.
  63. This parameter can be a value of @ref I2S_Data_Format */
  64. uint32_t MCLKOutput; /*!< Specifies whether the I2S MCLK output is enabled or not.
  65. This parameter can be a value of @ref I2S_MCLK_Output */
  66. uint32_t AudioFreq; /*!< Specifies the frequency selected for the I2S communication.
  67. This parameter can be a value of @ref I2S_Audio_Frequency */
  68. uint32_t CPOL; /*!< Specifies the idle state of the I2S clock.
  69. This parameter can be a value of @ref I2S_Clock_Polarity */
  70. uint32_t ClockSource; /*!< Specifies the I2S Clock Source.
  71. This parameter can be a value of @ref I2S_Clock_Source */
  72. }I2S_InitTypeDef;
  73. /**
  74. * @brief HAL State structures definition
  75. */
  76. typedef enum
  77. {
  78. HAL_I2S_STATE_RESET = 0x00U, /*!< I2S not yet initialized or disabled */
  79. HAL_I2S_STATE_READY = 0x01U, /*!< I2S initialized and ready for use */
  80. HAL_I2S_STATE_BUSY = 0x02U, /*!< I2S internal process is ongoing */
  81. HAL_I2S_STATE_BUSY_TX = 0x03U, /*!< Data Transmission process is ongoing */
  82. HAL_I2S_STATE_BUSY_RX = 0x04U, /*!< Data Reception process is ongoing */
  83. HAL_I2S_STATE_BUSY_TX_RX = 0x05U, /*!< Data Transmission and Reception process is ongoing */
  84. HAL_I2S_STATE_TIMEOUT = 0x06U, /*!< I2S timeout state */
  85. HAL_I2S_STATE_ERROR = 0x07U /*!< I2S error state */
  86. }HAL_I2S_StateTypeDef;
  87. /**
  88. * @brief I2S handle Structure definition
  89. */
  90. typedef struct
  91. {
  92. SPI_TypeDef *Instance; /* I2S registers base address */
  93. I2S_InitTypeDef Init; /* I2S communication parameters */
  94. uint16_t *pTxBuffPtr; /* Pointer to I2S Tx transfer buffer */
  95. __IO uint16_t TxXferSize; /* I2S Tx transfer size */
  96. __IO uint16_t TxXferCount; /* I2S Tx transfer Counter */
  97. uint16_t *pRxBuffPtr; /* Pointer to I2S Rx transfer buffer */
  98. __IO uint16_t RxXferSize; /* I2S Rx transfer size */
  99. __IO uint16_t RxXferCount; /* I2S Rx transfer counter
  100. (This field is initialized at the
  101. same value as transfer size at the
  102. beginning of the transfer and
  103. decremented when a sample is received.
  104. NbSamplesReceived = RxBufferSize-RxBufferCount) */
  105. DMA_HandleTypeDef *hdmatx; /* I2S Tx DMA handle parameters */
  106. DMA_HandleTypeDef *hdmarx; /* I2S Rx DMA handle parameters */
  107. __IO HAL_LockTypeDef Lock; /* I2S locking object */
  108. __IO HAL_I2S_StateTypeDef State; /* I2S communication state */
  109. __IO uint32_t ErrorCode; /* I2S Error code */
  110. }I2S_HandleTypeDef;
  111. /**
  112. * @}
  113. */
  114. /* Exported constants --------------------------------------------------------*/
  115. /** @defgroup I2S_Exported_Constants I2S Exported Constants
  116. * @{
  117. */
  118. /** @defgroup I2S_Error_Defintion I2S_Error_Defintion
  119. *@brief I2S Error Code
  120. * @{
  121. */
  122. #define HAL_I2S_ERROR_NONE ((uint32_t)0x00000000U) /*!< No error */
  123. #define HAL_I2S_ERROR_TIMEOUT ((uint32_t)0x00000001U) /*!< Timeout error */
  124. #define HAL_I2S_ERROR_OVR ((uint32_t)0x00000002U) /*!< OVR error */
  125. #define HAL_I2S_ERROR_UDR ((uint32_t)0x00000004U) /*!< UDR error */
  126. #define HAL_I2S_ERROR_DMA ((uint32_t)0x00000008U) /*!< DMA transfer error */
  127. #define HAL_I2S_ERROR_UNKNOW ((uint32_t)0x00000010U) /*!< Unknow Error error */
  128. /**
  129. * @}
  130. */
  131. /** @defgroup I2S_Clock_Source I2S Clock Source
  132. * @{
  133. */
  134. #define I2S_CLOCK_EXTERNAL ((uint32_t)0x00000001U)
  135. #define I2S_CLOCK_PLL ((uint32_t)0x00000002U)
  136. /**
  137. * @}
  138. */
  139. /** @defgroup I2S_Mode I2S Mode
  140. * @{
  141. */
  142. #define I2S_MODE_SLAVE_TX ((uint32_t)0x00000000U)
  143. #define I2S_MODE_SLAVE_RX ((uint32_t)0x00000100U)
  144. #define I2S_MODE_MASTER_TX ((uint32_t)0x00000200U)
  145. #define I2S_MODE_MASTER_RX ((uint32_t)0x00000300U)
  146. /**
  147. * @}
  148. */
  149. /** @defgroup I2S_Standard I2S Standard
  150. * @{
  151. */
  152. #define I2S_STANDARD_PHILIPS ((uint32_t)0x00000000U)
  153. #define I2S_STANDARD_MSB ((uint32_t)0x00000010U)
  154. #define I2S_STANDARD_LSB ((uint32_t)0x00000020U)
  155. #define I2S_STANDARD_PCM_SHORT ((uint32_t)0x00000030U)
  156. #define I2S_STANDARD_PCM_LONG ((uint32_t)0x000000B0U)
  157. /**
  158. * @}
  159. */
  160. /** @defgroup I2S_Data_Format I2S Data Format
  161. * @{
  162. */
  163. #define I2S_DATAFORMAT_16B ((uint32_t)0x00000000U)
  164. #define I2S_DATAFORMAT_16B_EXTENDED ((uint32_t)0x00000001U)
  165. #define I2S_DATAFORMAT_24B ((uint32_t)0x00000003U)
  166. #define I2S_DATAFORMAT_32B ((uint32_t)0x00000005U)
  167. /**
  168. * @}
  169. */
  170. /** @defgroup I2S_MCLK_Output I2S Mclk Output
  171. * @{
  172. */
  173. #define I2S_MCLKOUTPUT_ENABLE ((uint32_t)SPI_I2SPR_MCKOE)
  174. #define I2S_MCLKOUTPUT_DISABLE ((uint32_t)0x00000000U)
  175. /**
  176. * @}
  177. */
  178. /** @defgroup I2S_Audio_Frequency I2S Audio Frequency
  179. * @{
  180. */
  181. #define I2S_AUDIOFREQ_192K ((uint32_t)192000U)
  182. #define I2S_AUDIOFREQ_96K ((uint32_t)96000U)
  183. #define I2S_AUDIOFREQ_48K ((uint32_t)48000U)
  184. #define I2S_AUDIOFREQ_44K ((uint32_t)44100U)
  185. #define I2S_AUDIOFREQ_32K ((uint32_t)32000U)
  186. #define I2S_AUDIOFREQ_22K ((uint32_t)22050U)
  187. #define I2S_AUDIOFREQ_16K ((uint32_t)16000U)
  188. #define I2S_AUDIOFREQ_11K ((uint32_t)11025U)
  189. #define I2S_AUDIOFREQ_8K ((uint32_t)8000U)
  190. #define I2S_AUDIOFREQ_DEFAULT ((uint32_t)2U)
  191. /**
  192. * @}
  193. */
  194. /** @defgroup I2S_Clock_Polarity I2S Clock Polarity
  195. * @{
  196. */
  197. #define I2S_CPOL_LOW ((uint32_t)0x00000000U)
  198. #define I2S_CPOL_HIGH ((uint32_t)SPI_I2SCFGR_CKPOL)
  199. /**
  200. * @}
  201. */
  202. /** @defgroup I2S_Interrupts_Definition I2S Interrupts Definition
  203. * @{
  204. */
  205. #define I2S_IT_TXE SPI_CR2_TXEIE
  206. #define I2S_IT_RXNE SPI_CR2_RXNEIE
  207. #define I2S_IT_ERR SPI_CR2_ERRIE
  208. /**
  209. * @}
  210. */
  211. /** @defgroup I2S_Flags_Definition I2S Flags Definition
  212. * @{
  213. */
  214. #define I2S_FLAG_TXE SPI_SR_TXE
  215. #define I2S_FLAG_RXNE SPI_SR_RXNE
  216. #define I2S_FLAG_UDR SPI_SR_UDR
  217. #define I2S_FLAG_OVR SPI_SR_OVR
  218. #define I2S_FLAG_FRE SPI_SR_FRE
  219. #define I2S_FLAG_CHSIDE SPI_SR_CHSIDE
  220. #define I2S_FLAG_BSY SPI_SR_BSY
  221. /**
  222. * @}
  223. */
  224. /**
  225. * @}
  226. */
  227. /* Exported macros -----------------------------------------------------------*/
  228. /** @defgroup I2S_Exported_Macros I2S Exported Macros
  229. * @{
  230. */
  231. /** @brief Reset I2S handle state
  232. * @param __HANDLE__ specifies the I2S handle.
  233. * @retval None
  234. */
  235. #define __HAL_I2S_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_I2S_STATE_RESET)
  236. /** @brief Enable or disable the specified SPI peripheral (in I2S mode).
  237. * @param __HANDLE__ specifies the I2S Handle.
  238. * @retval None
  239. */
  240. #define __HAL_I2S_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->I2SCFGR |= SPI_I2SCFGR_I2SE)
  241. #define __HAL_I2S_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->I2SCFGR &= ~SPI_I2SCFGR_I2SE)
  242. /** @brief Enable or disable the specified I2S interrupts.
  243. * @param __HANDLE__ specifies the I2S Handle.
  244. * @param __INTERRUPT__ specifies the interrupt source to enable or disable.
  245. * This parameter can be one of the following values:
  246. * @arg I2S_IT_TXE: Tx buffer empty interrupt enable
  247. * @arg I2S_IT_RXNE: RX buffer not empty interrupt enable
  248. * @arg I2S_IT_ERR: Error interrupt enable
  249. * @retval None
  250. */
  251. #define __HAL_I2S_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR2 |= (__INTERRUPT__))
  252. #define __HAL_I2S_DISABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR2 &= ~(__INTERRUPT__))
  253. /** @brief Checks if the specified I2S interrupt source is enabled or disabled.
  254. * @param __HANDLE__ specifies the I2S Handle.
  255. * This parameter can be I2S where x: 1, 2, or 3 to select the I2S peripheral.
  256. * @param __INTERRUPT__ specifies the I2S interrupt source to check.
  257. * This parameter can be one of the following values:
  258. * @arg I2S_IT_TXE: Tx buffer empty interrupt enable
  259. * @arg I2S_IT_RXNE: RX buffer not empty interrupt enable
  260. * @arg I2S_IT_ERR: Error interrupt enable
  261. * @retval The new state of __IT__ (TRUE or FALSE).
  262. */
  263. #define __HAL_I2S_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->CR2 & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET)
  264. /** @brief Checks whether the specified I2S flag is set or not.
  265. * @param __HANDLE__ specifies the I2S Handle.
  266. * @param __FLAG__ specifies the flag to check.
  267. * This parameter can be one of the following values:
  268. * @arg I2S_FLAG_RXNE: Receive buffer not empty flag
  269. * @arg I2S_FLAG_TXE: Transmit buffer empty flag
  270. * @arg I2S_FLAG_UDR: Underrun flag
  271. * @arg I2S_FLAG_OVR: Overrun flag
  272. * @arg I2S_FLAG_FRE: Frame error flag
  273. * @arg I2S_FLAG_CHSIDE: Channel Side flag
  274. * @arg I2S_FLAG_BSY: Busy flag
  275. * @retval The new state of __FLAG__ (TRUE or FALSE).
  276. */
  277. #define __HAL_I2S_GET_FLAG(__HANDLE__, __FLAG__) ((((__HANDLE__)->Instance->SR) & (__FLAG__)) == (__FLAG__))
  278. /** @brief Clears the I2S OVR pending flag.
  279. * @param __HANDLE__ specifies the I2S Handle.
  280. * @retval None
  281. */
  282. #define __HAL_I2S_CLEAR_OVRFLAG(__HANDLE__) \
  283. do{ \
  284. __IO uint32_t tmpreg; \
  285. tmpreg = (__HANDLE__)->Instance->DR; \
  286. tmpreg = (__HANDLE__)->Instance->SR; \
  287. UNUSED(tmpreg); \
  288. } while(0)
  289. /** @brief Clears the I2S UDR pending flag.
  290. * @param __HANDLE__ specifies the I2S Handle.
  291. * @retval None
  292. */
  293. #define __HAL_I2S_CLEAR_UDRFLAG(__HANDLE__) \
  294. do{ \
  295. __IO uint32_t tmpreg; \
  296. tmpreg = (__HANDLE__)->Instance->SR; \
  297. UNUSED(tmpreg); \
  298. } while(0)
  299. /**
  300. * @}
  301. */
  302. /* Exported functions --------------------------------------------------------*/
  303. /** @addtogroup I2S_Exported_Functions I2S Exported Functions
  304. * @{
  305. */
  306. /** @addtogroup I2S_Exported_Functions_Group1 Initialization and de-initialization functions
  307. * @{
  308. */
  309. /* Initialization and de-initialization functions *****************************/
  310. HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s);
  311. HAL_StatusTypeDef HAL_I2S_DeInit (I2S_HandleTypeDef *hi2s);
  312. void HAL_I2S_MspInit(I2S_HandleTypeDef *hi2s);
  313. void HAL_I2S_MspDeInit(I2S_HandleTypeDef *hi2s);
  314. /**
  315. * @}
  316. */
  317. /** @addtogroup I2S_Exported_Functions_Group2 Input and Output operation functions
  318. * @{
  319. */
  320. /* I/O operation functions ***************************************************/
  321. /* Blocking mode: Polling */
  322. HAL_StatusTypeDef HAL_I2S_Transmit(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size, uint32_t Timeout);
  323. HAL_StatusTypeDef HAL_I2S_Receive(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size, uint32_t Timeout);
  324. /* Non-Blocking mode: Interrupt */
  325. HAL_StatusTypeDef HAL_I2S_Transmit_IT(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size);
  326. HAL_StatusTypeDef HAL_I2S_Receive_IT(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size);
  327. void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s);
  328. /* Non-Blocking mode: DMA */
  329. HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size);
  330. HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size);
  331. HAL_StatusTypeDef HAL_I2S_DMAPause(I2S_HandleTypeDef *hi2s);
  332. HAL_StatusTypeDef HAL_I2S_DMAResume(I2S_HandleTypeDef *hi2s);
  333. HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s);
  334. /* Callbacks used in non blocking modes (Interrupt and DMA) *******************/
  335. void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s);
  336. void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s);
  337. void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s);
  338. void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s);
  339. void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s);
  340. /**
  341. * @}
  342. */
  343. /** @addtogroup I2S_Exported_Functions_Group3 Peripheral State and Errors functions
  344. * @{
  345. */
  346. /* Peripheral Control and State functions ************************************/
  347. HAL_I2S_StateTypeDef HAL_I2S_GetState(I2S_HandleTypeDef *hi2s);
  348. uint32_t HAL_I2S_GetError(I2S_HandleTypeDef *hi2s);
  349. /**
  350. * @}
  351. */
  352. /**
  353. * @}
  354. */
  355. /* Private types -------------------------------------------------------------*/
  356. /* Private variables ---------------------------------------------------------*/
  357. /* Private constants ---------------------------------------------------------*/
  358. /** @defgroup I2S_Private_Constants I2S Private Constants
  359. * @{
  360. */
  361. /**
  362. * @}
  363. */
  364. /* Private macros ------------------------------------------------------------*/
  365. /** @defgroup I2S_Private_Macros I2S Private Macros
  366. * @{
  367. */
  368. #define IS_I2S_CLOCKSOURCE(CLOCK) (((CLOCK) == I2S_CLOCK_EXTERNAL) || \
  369. ((CLOCK) == I2S_CLOCK_PLL))
  370. #define IS_I2S_MODE(MODE) (((MODE) == I2S_MODE_SLAVE_TX) || \
  371. ((MODE) == I2S_MODE_SLAVE_RX) || \
  372. ((MODE) == I2S_MODE_MASTER_TX)|| \
  373. ((MODE) == I2S_MODE_MASTER_RX))
  374. #define IS_I2S_STANDARD(STANDARD) (((STANDARD) == I2S_STANDARD_PHILIPS) || \
  375. ((STANDARD) == I2S_STANDARD_MSB) || \
  376. ((STANDARD) == I2S_STANDARD_LSB) || \
  377. ((STANDARD) == I2S_STANDARD_PCM_SHORT) || \
  378. ((STANDARD) == I2S_STANDARD_PCM_LONG))
  379. #define IS_I2S_DATA_FORMAT(FORMAT) (((FORMAT) == I2S_DATAFORMAT_16B) || \
  380. ((FORMAT) == I2S_DATAFORMAT_16B_EXTENDED) || \
  381. ((FORMAT) == I2S_DATAFORMAT_24B) || \
  382. ((FORMAT) == I2S_DATAFORMAT_32B))
  383. #define IS_I2S_MCLK_OUTPUT(OUTPUT) (((OUTPUT) == I2S_MCLKOUTPUT_ENABLE) || \
  384. ((OUTPUT) == I2S_MCLKOUTPUT_DISABLE))
  385. #define IS_I2S_AUDIO_FREQ(FREQ) ((((FREQ) >= I2S_AUDIOFREQ_8K) && \
  386. ((FREQ) <= I2S_AUDIOFREQ_192K)) || \
  387. ((FREQ) == I2S_AUDIOFREQ_DEFAULT))
  388. #define IS_I2S_CPOL(CPOL) (((CPOL) == I2S_CPOL_LOW) || \
  389. ((CPOL) == I2S_CPOL_HIGH))
  390. /**
  391. * @}
  392. */
  393. /**
  394. * @}
  395. */
  396. /**
  397. * @}
  398. */
  399. #ifdef __cplusplus
  400. }
  401. #endif
  402. #endif /* __STM32F7xx_HAL_I2S_H */
  403. /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/