board.c 2.4 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374
  1. /*
  2. * Copyright (c) 2006-2018, RT-Thread Development Team
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. *
  6. * Change Logs:
  7. * Date Author Notes
  8. * 2019-10-26 zylx first version
  9. */
  10. #include "board.h"
  11. /**
  12. * @brief System Clock Configuration
  13. * @retval None
  14. */
  15. void SystemClock_Config(void)
  16. {
  17. RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  18. RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  19. RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
  20. /** Supply configuration update enable
  21. */
  22. HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
  23. /** Configure the main internal regulator output voltage
  24. */
  25. __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
  26. while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
  27. /** Initializes the RCC Oscillators according to the specified parameters
  28. * in the RCC_OscInitTypeDef structure.
  29. */
  30. RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  31. RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  32. RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  33. RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  34. RCC_OscInitStruct.PLL.PLLM = 5;
  35. RCC_OscInitStruct.PLL.PLLN = 192;
  36. RCC_OscInitStruct.PLL.PLLP = 2;
  37. RCC_OscInitStruct.PLL.PLLQ = 2;
  38. RCC_OscInitStruct.PLL.PLLR = 2;
  39. RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
  40. RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
  41. RCC_OscInitStruct.PLL.PLLFRACN = 0;
  42. if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
  43. {
  44. Error_Handler();
  45. }
  46. /** Initializes the CPU, AHB and APB buses clocks
  47. */
  48. RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
  49. |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
  50. |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  51. RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  52. RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
  53. RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
  54. RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
  55. RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
  56. RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
  57. RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
  58. if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
  59. {
  60. Error_Handler();
  61. }
  62. PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_UART4;
  63. PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
  64. if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
  65. {
  66. Error_Handler();
  67. }
  68. }