gd32f4xx_rtc.h 47 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597
  1. /*!
  2. \file gd32f4xx_rtc.h
  3. \brief definitions for the RTC
  4. */
  5. /*
  6. Copyright (C) 2016 GigaDevice
  7. 2016-08-15, V1.0.0, firmware for GD32F4xx
  8. */
  9. #ifndef GD32F4XX_RTC_H
  10. #define GD32F4XX_RTC_H
  11. #include "gd32f4xx.h"
  12. /* RTC definitions */
  13. #define RTC RTC_BASE
  14. /* registers definitions */
  15. #define RTC_TIME REG32((RTC) + 0x00U) /*!< RTC time of day register */
  16. #define RTC_DATE REG32((RTC) + 0x04U) /*!< RTC date register */
  17. #define RTC_CTL REG32((RTC) + 0x08U) /*!< RTC control register */
  18. #define RTC_STAT REG32((RTC) + 0x0CU) /*!< RTC status register */
  19. #define RTC_PSC REG32((RTC) + 0x10U) /*!< RTC time prescaler register */
  20. #define RTC_WUT REG32((RTC) + 0x14U) /*!< RTC wakeup timer regiser */
  21. #define RTC_COSC REG32((RTC) + 0x18U) /*!< RTC coarse calibration register */
  22. #define RTC_ALRM0TD REG32((RTC) + 0x1CU) /*!< RTC alarm 0 time and date register */
  23. #define RTC_ALRM1TD REG32((RTC) + 0x20U) /*!< RTC alarm 1 time and date register */
  24. #define RTC_WPK REG32((RTC) + 0x24U) /*!< RTC write protection key register */
  25. #define RTC_SS REG32((RTC) + 0x28U) /*!< RTC sub second register */
  26. #define RTC_SHIFTCTL REG32((RTC) + 0x2CU) /*!< RTC shift function control register */
  27. #define RTC_TTS REG32((RTC) + 0x30U) /*!< RTC time of timestamp register */
  28. #define RTC_DTS REG32((RTC) + 0x34U) /*!< RTC date of timestamp register */
  29. #define RTC_SSTS REG32((RTC) + 0x38U) /*!< RTC sub second of timestamp register */
  30. #define RTC_HRFC REG32((RTC) + 0x3CU) /*!< RTC high resolution frequency compensation registor */
  31. #define RTC_TAMP REG32((RTC) + 0x40U) /*!< RTC tamper register */
  32. #define RTC_ALRM0SS REG32((RTC) + 0x44U) /*!< RTC alarm 0 sub second register */
  33. #define RTC_ALRM1SS REG32((RTC) + 0x48U) /*!< RTC alarm 1 sub second register */
  34. #define RTC_BKP0 REG32((RTC) + 0x50U) /*!< RTC backup register */
  35. #define RTC_BKP1 REG32((RTC) + 0x54U) /*!< RTC backup register */
  36. #define RTC_BKP2 REG32((RTC) + 0x58U) /*!< RTC backup register */
  37. #define RTC_BKP3 REG32((RTC) + 0x5CU) /*!< RTC backup register */
  38. #define RTC_BKP4 REG32((RTC) + 0x60U) /*!< RTC backup register */
  39. #define RTC_BKP5 REG32((RTC) + 0x64U) /*!< RTC backup register */
  40. #define RTC_BKP6 REG32((RTC) + 0x68U) /*!< RTC backup register */
  41. #define RTC_BKP7 REG32((RTC) + 0x6CU) /*!< RTC backup register */
  42. #define RTC_BKP8 REG32((RTC) + 0x70U) /*!< RTC backup register */
  43. #define RTC_BKP9 REG32((RTC) + 0x74U) /*!< RTC backup register */
  44. #define RTC_BKP10 REG32((RTC) + 0x78U) /*!< RTC backup register */
  45. #define RTC_BKP11 REG32((RTC) + 0x7CU) /*!< RTC backup register */
  46. #define RTC_BKP12 REG32((RTC) + 0x80U) /*!< RTC backup register */
  47. #define RTC_BKP13 REG32((RTC) + 0x84U) /*!< RTC backup register */
  48. #define RTC_BKP14 REG32((RTC) + 0x88U) /*!< RTC backup register */
  49. #define RTC_BKP15 REG32((RTC) + 0x8CU) /*!< RTC backup register */
  50. #define RTC_BKP16 REG32((RTC) + 0x90U) /*!< RTC backup register */
  51. #define RTC_BKP17 REG32((RTC) + 0x94U) /*!< RTC backup register */
  52. #define RTC_BKP18 REG32((RTC) + 0x98U) /*!< RTC backup register */
  53. #define RTC_BKP19 REG32((RTC) + 0x9CU) /*!< RTC backup register */
  54. /* bits definitions */
  55. /* RTC_TIME */
  56. #define RTC_TIME_SCU BITS(0,3) /*!< second units in BCD code */
  57. #define RTC_TIME_SCT BITS(4,6) /*!< second tens in BCD code */
  58. #define RTC_TIME_MNU BITS(8,11) /*!< minute units in BCD code */
  59. #define RTC_TIME_MNT BITS(12,14) /*!< minute tens in BCD code */
  60. #define RTC_TIME_HRU BITS(16,19) /*!< hour units in BCD code */
  61. #define RTC_TIME_HRT BITS(20,21) /*!< hour tens in BCD code */
  62. #define RTC_TIME_PM BIT(22) /*!< AM/PM notation */
  63. /* RTC_DATE */
  64. #define RTC_DATE_DAYU BITS(0,3) /*!< date units in BCD code */
  65. #define RTC_DATE_DAYT BITS(4,5) /*!< date tens in BCD code */
  66. #define RTC_DATE_MONU BITS(8,11) /*!< month units in BCD code */
  67. #define RTC_DATE_MONT BIT(12) /*!< month tens in BCD code */
  68. #define RTC_DATE_DOW BITS(13,15) /*!< day of week units */
  69. #define RTC_DATE_YRU BITS(16,19) /*!< year units in BCD code */
  70. #define RTC_DATE_YRT BITS(20,23) /*!< year tens in BCD code */
  71. /* RTC_CTL */
  72. #define RTC_CTL_WTCS BITS(0,2) /*!< auto wakeup timer clock selection */
  73. #define RTC_CTL_TSEG BIT(3) /*!< valid event edge of time-stamp */
  74. #define RTC_CTL_REFEN BIT(4) /*!< reference clock detection function enable */
  75. #define RTC_CTL_BPSHAD BIT(5) /*!< shadow registers bypass control */
  76. #define RTC_CTL_CS BIT(6) /*!< display format of clock system */
  77. #define RTC_CTL_CCEN BIT(7) /*!< coarse calibration function enable */
  78. #define RTC_CTL_ALRM0EN BIT(8) /*!< alarm0 function enable */
  79. #define RTC_CTL_ALRM1EN BIT(9) /*!< alarm1 function enable */
  80. #define RTC_CTL_WTEN BIT(10) /*!< auto wakeup timer function enable */
  81. #define RTC_CTL_TSEN BIT(11) /*!< time-stamp function enable */
  82. #define RTC_CTL_ALRM0IE BIT(12) /*!< RTC alarm0 interrupt enable */
  83. #define RTC_CTL_ALRM1IE BIT(13) /*!< RTC alarm1 interrupt enable */
  84. #define RTC_CTL_WTIE BIT(14) /*!< auto wakeup timer interrupt enable */
  85. #define RTC_CTL_TSIE BIT(15) /*!< time-stamp interrupt enable */
  86. #define RTC_CTL_A1H BIT(16) /*!< add 1 hour(summer time change) */
  87. #define RTC_CTL_S1H BIT(17) /*!< subtract 1 hour(winter time change) */
  88. #define RTC_CTL_DSM BIT(18) /*!< daylight saving mark */
  89. #define RTC_CTL_COS BIT(19) /*!< calibration output selection */
  90. #define RTC_CTL_OPOL BIT(20) /*!< output polarity */
  91. #define RTC_CTL_OS BITS(21,22) /*!< output selection */
  92. #define RTC_CTL_COEN BIT(23) /*!< calibration output enable */
  93. /* RTC_STAT */
  94. #define RTC_STAT_ALRM0WF BIT(0) /*!< alarm0 configuration can be write flag */
  95. #define RTC_STAT_ALRM1WF BIT(1) /*!< alarm1 configuration can be write flag */
  96. #define RTC_STAT_WTWF BIT(2) /*!< wakeup timer can be write flag */
  97. #define RTC_STAT_SOPF BIT(3) /*!< shift function operation pending flag */
  98. #define RTC_STAT_YCM BIT(4) /*!< year configuration mark status flag */
  99. #define RTC_STAT_RSYNF BIT(5) /*!< register synchronization flag */
  100. #define RTC_STAT_INITF BIT(6) /*!< initialization state flag */
  101. #define RTC_STAT_INITM BIT(7) /*!< enter initialization mode */
  102. #define RTC_STAT_ALRM0F BIT(8) /*!< alarm0 occurs flag */
  103. #define RTC_STAT_ALRM1F BIT(9) /*!< alarm1 occurs flag */
  104. #define RTC_STAT_WTF BIT(10) /*!< wakeup timer occurs flag */
  105. #define RTC_STAT_TSF BIT(11) /*!< time-stamp flag */
  106. #define RTC_STAT_TSOVRF BIT(12) /*!< time-stamp overflow flag */
  107. #define RTC_STAT_TP0F BIT(13) /*!< RTC tamper 0 detected flag */
  108. #define RTC_STAT_TP1F BIT(14) /*!< RTC tamper 1 detected flag */
  109. #define RTC_STAT_SCPF BIT(16) /*!< smooth calibration pending flag */
  110. /* RTC_PSC */
  111. #define RTC_PSC_FACTOR_S BITS(0,14) /*!< synchronous prescaler factor */
  112. #define RTC_PSC_FACTOR_A BITS(16,22) /*!< asynchronous prescaler factor */
  113. /* RTC_WUT */
  114. #define RTC_WUT_WTRV BITS(0,15) /*!< auto wakeup timer reloads value */
  115. /* RTC_COSC */
  116. #define RTC_COSC_COSS BITS(0,4) /*!< coarse calibration step */
  117. #define RTC_COSC_COSD BIT(7) /*!< coarse calibration direction */
  118. /* RTC_ALRMxTD */
  119. #define RTC_ALRMXTD_SCU BITS(0,3) /*!< second units in BCD code */
  120. #define RTC_ALRMXTD_SCT BITS(4,6) /*!< second tens in BCD code */
  121. #define RTC_ALRMXTD_MSKS BIT(7) /*!< alarm second mask bit */
  122. #define RTC_ALRMXTD_MNU BITS(8,11) /*!< minutes units in BCD code */
  123. #define RTC_ALRMXTD_MNT BITS(12,14) /*!< minutes tens in BCD code */
  124. #define RTC_ALRMXTD_MSKM BIT(15) /*!< alarm minutes mask bit */
  125. #define RTC_ALRMXTD_HRU BITS(16,19) /*!< hour units in BCD code */
  126. #define RTC_ALRMXTD_HRT BITS(20,21) /*!< hour units in BCD code */
  127. #define RTC_ALRMXTD_PM BIT(22) /*!< AM/PM flag */
  128. #define RTC_ALRMXTD_MSKH BIT(23) /*!< alarm hour mask bit */
  129. #define RTC_ALRMXTD_DAYU BITS(24,27) /*!< date units or week day in BCD code */
  130. #define RTC_ALRMXTD_DAYT BITS(28,29) /*!< date tens in BCD code */
  131. #define RTC_ALRMXTD_DOWS BIT(30) /*!< day of week selection */
  132. #define RTC_ALRMXTD_MSKD BIT(31) /*!< alarm date mask bit */
  133. /* RTC_WPK */
  134. #define RTC_WPK_WPK BITS(0,7) /*!< key for write protection */
  135. /* RTC_SS */
  136. #define RTC_SS_SSC BITS(0,15) /*!< sub second value */
  137. /* RTC_SHIFTCTL */
  138. #define RTC_SHIFTCTL_SFS BITS(0,14) /*!< subtract a fraction of a second */
  139. #define RTC_SHIFTCTL_A1S BIT(31) /*!< one second add */
  140. /* RTC_TTS */
  141. #define RTC_TTS_SCU BITS(0,3) /*!< second units in BCD code */
  142. #define RTC_TTS_SCT BITS(4,6) /*!< second units in BCD code */
  143. #define RTC_TTS_MNU BITS(8,11) /*!< minute units in BCD code */
  144. #define RTC_TTS_MNT BITS(12,14) /*!< minute tens in BCD code */
  145. #define RTC_TTS_HRU BITS(16,19) /*!< hour units in BCD code */
  146. #define RTC_TTS_HRT BITS(20,21) /*!< hour tens in BCD code */
  147. #define RTC_TTS_PM BIT(22) /*!< AM/PM notation */
  148. /* RTC_DTS */
  149. #define RTC_DTS_DAYU BITS(0,3) /*!< date units in BCD code */
  150. #define RTC_DTS_DAYT BITS(4,5) /*!< date tens in BCD code */
  151. #define RTC_DTS_MONU BITS(8,11) /*!< month units in BCD code */
  152. #define RTC_DTS_MONT BIT(12) /*!< month tens in BCD code */
  153. #define RTC_DTS_DOW BITS(13,15) /*!< day of week units */
  154. /* RTC_SSTS */
  155. #define RTC_SSTS_SSC BITS(0,15) /*!< timestamp sub second units */
  156. /* RTC_HRFC */
  157. #define RTC_HRFC_CMSK BITS(0,8) /*!< calibration mask number */
  158. #define RTC_HRFC_CWND16 BIT(13) /*!< calibration window select 16 seconds */
  159. #define RTC_HRFC_CWND8 BIT(14) /*!< calibration window select 16 seconds */
  160. #define RTC_HRFC_FREQI BIT(15) /*!< increase RTC frequency by 488.5ppm */
  161. /* RTC_TAMP */
  162. #define RTC_TAMP_TP0EN BIT(0) /*!< tamper 0 detection enable */
  163. #define RTC_TAMP_TP0EG BIT(1) /*!< tamper 0 event trigger edge for RTC tamp 0 input */
  164. #define RTC_TAMP_TPIE BIT(2) /*!< tamper detection interrupt enable */
  165. #define RTC_TAMP_TP1EN BIT(3) /*!< tamper 1 detection enable */
  166. #define RTC_TAMP_TP1EG BIT(4) /*!< Tamper 1 event trigger edge for RTC tamp 1 input */
  167. #define RTC_TAMP_TPTS BIT(7) /*!< make tamper function used for timestamp function */
  168. #define RTC_TAMP_FREQ BITS(8,10) /*!< sample frequency of tamper event detection */
  169. #define RTC_TAMP_FLT BITS(11,12) /*!< RTC tamp x filter count setting */
  170. #define RTC_TAMP_PRCH BITS(13,14) /*!< precharge duration time of RTC tamp x */
  171. #define RTC_TAMP_DISPU BIT(15) /*!< RTC tamp x pull up disable bit */
  172. #define RTC_TAMP_TP0SEL BIT(16) /*!< Tamper 0 function input mapping selection */
  173. #define RTC_TAMP_TSSEL BIT(17) /*!< Timestamp input mapping selection */
  174. #define RTC_TAMP_AOT BIT(18) /*!< RTC_ALARM output Type */
  175. /* RTC_ALRM0SS */
  176. #define RTC_ALRM0SS_SSC BITS(0,14) /*!< alarm0 sub second value */
  177. #define RTC_ALRM0SS_MASKSSC BITS(24,27) /*!< mask control bit of SS */
  178. /* RTC_ALRM1SS */
  179. #define RTC_ALRM1SS_SSC BITS(0,14) /*!< alarm1 sub second value */
  180. #define RTC_ALRM1SS_MASKSSC BITS(24,27) /*!< mask control bit of SS */
  181. /* constants definitions */
  182. /* structure for initialization of the RTC */
  183. typedef struct
  184. {
  185. uint8_t year; /*!< RTC year value: 0x0 - 0x99(BCD format) */
  186. uint8_t month; /*!< RTC month value */
  187. uint8_t date; /*!< RTC date value: 0x1 - 0x31(BCD format) */
  188. uint8_t day_of_week; /*!< RTC weekday value */
  189. uint8_t hour; /*!< RTC hour value */
  190. uint8_t minute; /*!< RTC minute value: 0x0 - 0x59(BCD format) */
  191. uint8_t second; /*!< RTC second value: 0x0 - 0x59(BCD format) */
  192. uint16_t factor_asyn; /*!< RTC asynchronous prescaler value: 0x0 - 0x7F */
  193. uint16_t factor_syn; /*!< RTC synchronous prescaler value: 0x0 - 0x7FFF */
  194. uint32_t am_pm; /*!< RTC AM/PM value */
  195. uint32_t display_format; /*!< RTC time notation */
  196. }rtc_parameter_struct;
  197. /* structure for RTC alarm configuration */
  198. typedef struct
  199. {
  200. uint32_t alarm_mask; /*!< RTC alarm mask */
  201. uint32_t weekday_or_date; /*!< specify RTC alarm is on date or weekday */
  202. uint8_t alarm_day; /*!< RTC alarm date or weekday value*/
  203. uint8_t alarm_hour; /*!< RTC alarm hour value */
  204. uint8_t alarm_minute; /*!< RTC alarm minute value: 0x0 - 0x59(BCD format) */
  205. uint8_t alarm_second; /*!< RTC alarm second value: 0x0 - 0x59(BCD format) */
  206. uint32_t am_pm; /*!< RTC alarm AM/PM value */
  207. }rtc_alarm_struct;
  208. /* structure for RTC time-stamp configuration */
  209. typedef struct
  210. {
  211. uint8_t timestamp_month; /*!< RTC time-stamp month value */
  212. uint8_t timestamp_date; /*!< RTC time-stamp date value: 0x1 - 0x31(BCD format) */
  213. uint8_t timestamp_day; /*!< RTC time-stamp weekday value */
  214. uint8_t timestamp_hour; /*!< RTC time-stamp hour value */
  215. uint8_t timestamp_minute; /*!< RTC time-stamp minute value: 0x0 - 0x59(BCD format) */
  216. uint8_t timestamp_second; /*!< RTC time-stamp second value: 0x0 - 0x59(BCD format) */
  217. uint32_t am_pm; /*!< RTC time-stamp AM/PM value */
  218. }rtc_timestamp_struct;
  219. /* structure for RTC tamper configuration */
  220. typedef struct
  221. {
  222. uint32_t tamper_source; /*!< RTC tamper source */
  223. uint32_t tamper_trigger; /*!< RTC tamper trigger */
  224. uint32_t tamper_filter; /*!< RTC tamper consecutive samples needed during a voltage level detection */
  225. uint32_t tamper_sample_frequency; /*!< RTC tamper sampling frequency during a voltage level detection */
  226. ControlStatus tamper_precharge_enable; /*!< RTC tamper precharge feature during a voltage level detection */
  227. uint32_t tamper_precharge_time; /*!< RTC tamper precharge duration if precharge feature is enabled */
  228. ControlStatus tamper_with_timestamp; /*!< RTC tamper time-stamp feature */
  229. }rtc_tamper_struct;
  230. /* time register value */
  231. #define TIME_SC(regval) (BITS(0,6) & ((uint32_t)(regval) << 0)) /*!< write value to RTC_TIME_SC bit field */
  232. #define GET_TIME_SC(regval) GET_BITS((regval),0,6) /*!< get value of RTC_TIME_SC bit field */
  233. #define TIME_MN(regval) (BITS(8,14) & ((uint32_t)(regval) << 8)) /*!< write value to RTC_TIME_MN bit field */
  234. #define GET_TIME_MN(regval) GET_BITS((regval),8,14) /*!< get value of RTC_TIME_MN bit field */
  235. #define TIME_HR(regval) (BITS(16,21) & ((uint32_t)(regval) << 16)) /*!< write value to RTC_TIME_HR bit field */
  236. #define GET_TIME_HR(regval) GET_BITS((regval),16,21) /*!< get value of RTC_TIME_HR bit field */
  237. #define RTC_AM ((uint32_t)0x00000000U) /*!< AM format */
  238. #define RTC_PM RTC_TIME_PM /*!< PM format */
  239. /* date register value */
  240. #define DATE_DAY(regval) (BITS(0,5) & ((uint32_t)(regval) << 0)) /*!< write value to RTC_DATE_DAY bit field */
  241. #define GET_DATE_DAY(regval) GET_BITS((regval),0,5) /*!< get value of RTC_DATE_DAY bit field */
  242. #define DATE_MON(regval) (BITS(8,12) & ((uint32_t)(regval) << 8)) /*!< write value to RTC_DATE_MON bit field */
  243. #define GET_DATE_MON(regval) GET_BITS((regval),8,12) /*!< get value of RTC_DATE_MON bit field */
  244. #define RTC_JAN ((uint8_t)0x01U) /*!< janurary */
  245. #define RTC_FEB ((uint8_t)0x02U) /*!< february */
  246. #define RTC_MAR ((uint8_t)0x03U) /*!< march */
  247. #define RTC_APR ((uint8_t)0x04U) /*!< april */
  248. #define RTC_MAY ((uint8_t)0x05U) /*!< may */
  249. #define RTC_JUN ((uint8_t)0x06U) /*!< june */
  250. #define RTC_JUL ((uint8_t)0x07U) /*!< july */
  251. #define RTC_AUG ((uint8_t)0x08U) /*!< august */
  252. #define RTC_SEP ((uint8_t)0x09U) /*!< september */
  253. #define RTC_OCT ((uint8_t)0x10U) /*!< october */
  254. #define RTC_NOV ((uint8_t)0x11U) /*!< november */
  255. #define RTC_DEC ((uint8_t)0x12U) /*!< december */
  256. #define DATE_DOW(regval) (BITS(13,15) & ((uint32_t)(regval) << 13)) /*!< write value to RTC_DATE_DOW bit field */
  257. #define GET_DATE_DOW(regval) GET_BITS((uint32_t)(regval),13,15) /*!< get value of RTC_DATE_DOW bit field */
  258. #define RTC_MONDAY ((uint8_t)0x01) /*!< monday */
  259. #define RTC_TUESDAY ((uint8_t)0x02) /*!< tuesday */
  260. #define RTC_WEDSDAY ((uint8_t)0x03) /*!< wednesday */
  261. #define RTC_THURSDAY ((uint8_t)0x04) /*!< thursday */
  262. #define RTC_FRIDAY ((uint8_t)0x05) /*!< friday */
  263. #define RTC_SATURDAY ((uint8_t)0x06) /*!< saturday */
  264. #define RTC_SUNDAY ((uint8_t)0x07) /*!< sunday */
  265. #define DATE_YR(regval) (BITS(16,23) & ((uint32_t)(regval) << 16)) /*!< write value to RTC_DATE_YR bit field */
  266. #define GET_DATE_YR(regval) GET_BITS((regval),16,23) /*!< get value of RTC_DATE_YR bit field */
  267. /* ctl register value */
  268. #define CTL_OS(regval) (BITS(21,22) & ((uint32_t)(regval) << 21)) /*!< write value to RTC_CTL_OS bit field */
  269. #define RTC_OS_DISABLE CTL_OS(0) /*!< disable output RTC_ALARM */
  270. #define RTC_OS_ALARM0 CTL_OS(1) /*!< enable alarm0 flag output */
  271. #define RTC_OS_ALARM1 CTL_OS(2) /*!< enable alarm1 flag output */
  272. #define RTC_OS_WAKEUP CTL_OS(3) /*!< enable wakeup flag output */
  273. #define RTC_CALIBRATION_512HZ RTC_CTL_COEN /*!< calibration output of 512Hz is enable */
  274. #define RTC_CALIBRATION_1HZ (RTC_CTL_COEN | RTC_CTL_COS) /*!< calibration output of 1Hz is enable */
  275. #define RTC_ALARM0_HIGH RTC_OS_ALARM0 /*!< enable alarm0 flag output with high level */
  276. #define RTC_ALARM0_LOW (RTC_OS_ALARM0 | RTC_CTL_OPOL) /*!< enable alarm0 flag output with low level*/
  277. #define RTC_ALARM1_HIGH RTC_OS_ALARM1 /*!< enable alarm1 flag output with high level */
  278. #define RTC_ALARM1_LOW (RTC_OS_ALARM1 | RTC_CTL_OPOL) /*!< enable alarm1 flag output with low level*/
  279. #define RTC_WAKEUP_HIGH RTC_OS_WAKEUP /*!< enable wakeup flag output with high level */
  280. #define RTC_WAKEUP_LOW (RTC_OS_WAKEUP | RTC_CTL_OPOL) /*!< enable wakeup flag output with low level*/
  281. #define RTC_24HOUR ((uint32_t)0x00000000U) /*!< 24-hour format */
  282. #define RTC_12HOUR RTC_CTL_CS /*!< 12-hour format */
  283. #define RTC_TIMESTAMP_RISING_EDGE ((uint32_t)0x00000000U) /*!< rising edge is valid event edge for time-stamp event */
  284. #define RTC_TIMESTAMP_FALLING_EDGE RTC_CTL_TSEG /*!< falling edge is valid event edge for time-stamp event */
  285. /* psc register value */
  286. #define PSC_FACTOR_S(regval) (BITS(0,14) & ((uint32_t)(regval) << 0)) /*!< write value to RTC_PSC_FACTOR_S bit field */
  287. #define GET_PSC_FACTOR_S(regval) GET_BITS((regval),0,14) /*!< get value of RTC_PSC_FACTOR_S bit field */
  288. #define PSC_FACTOR_A(regval) (BITS(16,22) & ((uint32_t)(regval) << 16)) /*!< write value to RTC_PSC_FACTOR_A bit field */
  289. #define GET_PSC_FACTOR_A(regval) GET_BITS((regval),16,22) /*!< get value of RTC_PSC_FACTOR_A bit field */
  290. /* alrmtd register value */
  291. #define ALRMTD_SC(regval) (BITS(0,6) & ((uint32_t)(regval)<< 0)) /*!< write value to RTC_ALRMTD_SC bit field */
  292. #define GET_ALRMTD_SC(regval) GET_BITS((regval),0,6) /*!< get value of RTC_ALRMTD_SC bit field */
  293. #define ALRMTD_MN(regval) (BITS(8,14) & ((uint32_t)(regval) << 8)) /*!< write value to RTC_ALRMTD_MN bit field */
  294. #define GET_ALRMTD_MN(regval) GET_BITS((regval),8,14) /*!< get value of RTC_ALRMTD_MN bit field */
  295. #define ALRMTD_HR(regval) (BITS(16,21) & ((uint32_t)(regval) << 16)) /*!< write value to RTC_ALRMTD_HR bit field */
  296. #define GET_ALRMTD_HR(regval) GET_BITS((regval),16,21) /*!< get value of RTC_ALRMTD_HR bit field */
  297. #define ALRMTD_DAY(regval) (BITS(24,29) & ((uint32_t)(regval) << 24)) /*!< write value to RTC_ALRMTD_DAY bit field */
  298. #define GET_ALRMTD_DAY(regval) GET_BITS((regval),24,29) /*!< get value of RTC_ALRMTD_DAY bit field */
  299. #define RTC_ALARM_NONE_MASK ((uint32_t)0x00000000U) /*!< alarm none mask */
  300. #define RTC_ALARM_DATE_MASK RTC_ALRMXTD_MSKD /*!< alarm date mask */
  301. #define RTC_ALARM_HOUR_MASK RTC_ALRMXTD_MSKH /*!< alarm hour mask */
  302. #define RTC_ALARM_MINUTE_MASK RTC_ALRMXTD_MSKM /*!< alarm minute mask */
  303. #define RTC_ALARM_SECOND_MASK RTC_ALRMXTD_MSKS /*!< alarm second mask */
  304. #define RTC_ALARM_ALL_MASK (RTC_ALRMXTD_MSKD|RTC_ALRMXTD_MSKH|RTC_ALRMXTD_MSKM|RTC_ALRMXTD_MSKS) /*!< alarm all mask */
  305. #define RTC_ALARM_DATE_SELECTED ((uint32_t)0x00000000U) /*!< alarm date format selected */
  306. #define RTC_ALARM_WEEKDAY_SELECTED RTC_ALRMXTD_DOWS /*!< alarm weekday format selected */
  307. /* wpk register value */
  308. #define WPK_WPK(regval) (BITS(0,7) & ((uint32_t)(regval) << 0)) /*!< write value to RTC_WPK_WPK bit field */
  309. /* ss register value */
  310. #define SS_SSC(regval) (BITS(0,15) & ((uint32_t)(regval) << 0)) /*!< write value to RTC_SS_SSC bit field */
  311. /* shiftctl register value */
  312. #define SHIFTCTL_SFS(regval) (BITS(0,14) & ((uint32_t)(regval) << 0)) /*!< write value to RTC_SHIFTCTL_SFS bit field */
  313. #define RTC_SHIFT_ADD1S_RESET ((uint32_t)0x00000000U) /*!< not add 1 second */
  314. #define RTC_SHIFT_ADD1S_SET RTC_SHIFTCTL_A1S /*!< add one second to the clock */
  315. /* tts register value */
  316. #define TTS_SC(regval) (BITS(0,6) & ((uint32_t)(regval) << 0)) /*!< write value to RTC_TTS_SC bit field */
  317. #define GET_TTS_SC(regval) GET_BITS((regval),0,6) /*!< get value of RTC_TTS_SC bit field */
  318. #define TTS_MN(regval) (BITS(8,14) & ((uint32_t)(regval) << 8)) /*!< write value to RTC_TTS_MN bit field */
  319. #define GET_TTS_MN(regval) GET_BITS((regval),8,14) /*!< get value of RTC_TTS_MN bit field */
  320. #define TTS_HR(regval) (BITS(16,21) & ((uint32_t)(regval) << 16)) /*!< write value to RTC_TTS_HR bit field */
  321. #define GET_TTS_HR(regval) GET_BITS((regval),16,21) /*!< get value of RTC_TTS_HR bit field */
  322. /* dts register value */
  323. #define DTS_DAY(regval) (BITS(0,5) & ((uint32_t)(regval) << 0)) /*!< write value to RTC_DTS_DAY bit field */
  324. #define GET_DTS_DAY(regval) GET_BITS((regval),0,5) /*!< get value of RTC_DTS_DAY bit field */
  325. #define DTS_MON(regval) (BITS(8,12) & ((uint32_t)(regval) << 8)) /*!< write value to RTC_DTS_MON bit field */
  326. #define GET_DTS_MON(regval) GET_BITS((regval),8,11) /*!< get value of RTC_DTS_MON bit field */
  327. #define DTS_DOW(regval) (BITS(13,15) & ((uint32_t)(regval) << 13)) /*!< write value to RTC_DTS_DOW bit field */
  328. #define GET_DTS_DOW(regval) GET_BITS((regval),13,15) /*!< get value of RTC_DTS_DOW bit field */
  329. /* ssts register value */
  330. #define SSTS_SSC(regval) (BITS(0,15) & ((uint32_t)(regval) << 0)) /*!< write value to RTC_SSTS_SSC bit field */
  331. /* hrfc register value */
  332. #define HRFC_CMSK(regval) (BITS(0,8) & ((uint32_t)(regval) << 0)) /*!< write value to RTC_HRFC_CMSK bit field */
  333. #define RTC_CALIBRATION_WINDOW_32S ((uint32_t)0x00000000U) /*!< 2exp20 RTCCLK cycles, 32s if RTCCLK = 32768 Hz */
  334. #define RTC_CALIBRATION_WINDOW_16S RTC_HRFC_CWND16 /*!< 2exp19 RTCCLK cycles, 16s if RTCCLK = 32768 Hz */
  335. #define RTC_CALIBRATION_WINDOW_8S RTC_HRFC_CWND8 /*!< 2exp18 RTCCLK cycles, 8s if RTCCLK = 32768 Hz */
  336. #define RTC_CALIBRATION_PLUS_SET RTC_HRFC_FREQI /*!< increase RTC frequency by 488.5ppm */
  337. #define RTC_CALIBRATION_PLUS_RESET ((uint32_t)0x00000000U) /*!< no effect */
  338. /* tamp register value */
  339. #define TAMP_FREQ(regval) (BITS(8,10) & ((uint32_t)(regval) << 10)) /*!< write value to RTC_TAMP_FREQ bit field */
  340. #define RTC_FREQ_DIV32768 TAMP_FREQ(0) /*!< sample once every 32768 RTCCLK(1Hz if RTCCLK=32.768KHz) */
  341. #define RTC_FREQ_DIV16384 TAMP_FREQ(1) /*!< sample once every 16384 RTCCLK(2Hz if RTCCLK=32.768KHz) */
  342. #define RTC_FREQ_DIV8192 TAMP_FREQ(2) /*!< sample once every 8192 RTCCLK(4Hz if RTCCLK=32.768KHz) */
  343. #define RTC_FREQ_DIV4096 TAMP_FREQ(3) /*!< sample once every 4096 RTCCLK(8Hz if RTCCLK=32.768KHz) */
  344. #define RTC_FREQ_DIV2048 TAMP_FREQ(4) /*!< sample once every 2048 RTCCLK(16Hz if RTCCLK=32.768KHz) */
  345. #define RTC_FREQ_DIV1024 TAMP_FREQ(5) /*!< sample once every 1024 RTCCLK(32Hz if RTCCLK=32.768KHz) */
  346. #define RTC_FREQ_DIV512 TAMP_FREQ(6) /*!< sample once every 512 RTCCLK(64Hz if RTCCLK=32.768KHz) */
  347. #define RTC_FREQ_DIV256 TAMP_FREQ(7) /*!< sample once every 256 RTCCLK(128Hz if RTCCLK=32.768KHz) */
  348. #define TAMP_FLT(regval) (BITS(11,12) & ((uint32_t)(regval) << 11)) /*!< write value to RTC_TAMP_FLT bit field */
  349. #define RTC_FLT_EDGE TAMP_FLT(0) /*!< detecting tamper event using edge mode. precharge duration is disabled automatically */
  350. #define RTC_FLT_2S TAMP_FLT(1) /*!< detecting tamper event using level mode.2 consecutive valid level samples will make a effective tamper event */
  351. #define RTC_FLT_4S TAMP_FLT(2) /*!< detecting tamper event using level mode.4 consecutive valid level samples will make an effective tamper event */
  352. #define RTC_FLT_8S TAMP_FLT(3) /*!< detecting tamper event using level mode.8 consecutive valid level samples will make a effective tamper event */
  353. #define TAMP_PRCH(regval) (BITS(13,14) & ((uint32_t)(regval) << 13)) /*!< write value to RTC_TAMP_PRCH bit field */
  354. #define RTC_PRCH_1C TAMP_PRCH(0) /*!< 1 RTC clock prechagre time before each sampling */
  355. #define RTC_PRCH_2C TAMP_PRCH(1) /*!< 2 RTC clock prechagre time before each sampling */
  356. #define RTC_PRCH_4C TAMP_PRCH(2) /*!< 4 RTC clock prechagre time before each sampling */
  357. #define RTC_PRCH_8C TAMP_PRCH(3) /*!< 8 RTC clock prechagre time before each sampling */
  358. #define RTC_TAMPER0 RTC_TAMP_TP0EN /*!< tamper 0 detection enable */
  359. #define RTC_TAMPER1 RTC_TAMP_TP1EN /*!< tamper 1 detection enable */
  360. #define RTC_TAMPER_TRIGGER_EDGE_RISING ((uint32_t)0x00000000U) /*!< tamper detection is in rising edge mode */
  361. #define RTC_TAMPER_TRIGGER_EDGE_FALLING RTC_TAMP_TP0EG /*!< tamper detection is in falling edge mode */
  362. #define RTC_TAMPER_TRIGGER_LEVEL_LOW ((uint32_t)0x00000000U) /*!< tamper detection is in low level mode */
  363. #define RTC_TAMPER_TRIGGER_LEVEL_HIGH RTC_TAMP_TP0EG /*!< tamper detection is in high level mode */
  364. #define RTC_TAMPER_TRIGGER_POS ((uint32_t)0x00000001U) /* shift position of trigger relative to source */
  365. #define RTC_ALARM_OUTPUT_OD ((uint32_t)0x00000000U) /*!< RTC alarm output open-drain mode */
  366. #define RTC_ALARM_OUTPUT_PP RTC_TAMP_AOT /*!< RTC alarm output push-pull mode */
  367. /* ALRMXSS register value */
  368. #define ALRMXSS_SSC(regval) (BITS(0,14) & ((uint32_t)(regval)<< 0)) /*!< write value to RTC_ALRMXSS_SSC bit field */
  369. #define ALRMXSS_MASKSSC(regval) (BITS(24,27) & ((uint32_t)(regval) << 24)) /*!< write value to RTC_ALRMXSS_MASKSSC bit field */
  370. #define RTC_MASKSSC_0_14 ALRMXSS_MASKSSC(0) /*!< mask alarm subsecond configuration */
  371. #define RTC_MASKSSC_1_14 ALRMXSS_MASKSSC(1) /*!< mask RTC_ALRMXSS_SSC[14:1], and RTC_ALRMXSS_SSC[0] is to be compared */
  372. #define RTC_MASKSSC_2_14 ALRMXSS_MASKSSC(2) /*!< mask RTC_ALRMXSS_SSC[14:2], and RTC_ALRMXSS_SSC[1:0] is to be compared */
  373. #define RTC_MASKSSC_3_14 ALRMXSS_MASKSSC(3) /*!< mask RTC_ALRMXSS_SSC[14:3], and RTC_ALRMXSS_SSC[2:0] is to be compared */
  374. #define RTC_MASKSSC_4_14 ALRMXSS_MASKSSC(4) /*!< mask RTC_ALRMXSS_SSC[14:4]], and RTC_ALRMXSS_SSC[3:0] is to be compared */
  375. #define RTC_MASKSSC_5_14 ALRMXSS_MASKSSC(5) /*!< mask RTC_ALRMXSS_SSC[14:5], and RTC_ALRMXSS_SSC[4:0] is to be compared */
  376. #define RTC_MASKSSC_6_14 ALRMXSS_MASKSSC(6) /*!< mask RTC_ALRMXSS_SSC[14:6], and RTC_ALRMXSS_SSC[5:0] is to be compared */
  377. #define RTC_MASKSSC_7_14 ALRMXSS_MASKSSC(7) /*!< mask RTC_ALRMXSS_SSC[14:7], and RTC_ALRMXSS_SSC[6:0] is to be compared */
  378. #define RTC_MASKSSC_8_14 ALRMXSS_MASKSSC(8) /*!< mask RTC_ALRMXSS_SSC[14:7], and RTC_ALRMXSS_SSC[6:0] is to be compared */
  379. #define RTC_MASKSSC_9_14 ALRMXSS_MASKSSC(9) /*!< mask RTC_ALRMXSS_SSC[14:9], and RTC_ALRMXSS_SSC[8:0] is to be compared */
  380. #define RTC_MASKSSC_10_14 ALRMXSS_MASKSSC(10) /*!< mask RTC_ALRMXSS_SSC[14:10], and RTC_ALRMXSS_SSC[9:0] is to be compared */
  381. #define RTC_MASKSSC_11_14 ALRMXSS_MASKSSC(11) /*!< mask RTC_ALRMXSS_SSC[14:11], and RTC_ALRMXSS_SSC[10:0] is to be compared */
  382. #define RTC_MASKSSC_12_14 ALRMXSS_MASKSSC(12) /*!< mask RTC_ALRMXSS_SSC[14:12], and RTC_ALRMXSS_SSC[11:0] is to be compared */
  383. #define RTC_MASKSSC_13_14 ALRMXSS_MASKSSC(13) /*!< mask RTC_ALRMXSS_SSC[14:13], and RTC_ALRMXSS_SSC[12:0] is to be compared */
  384. #define RTC_MASKSSC_14 ALRMXSS_MASKSSC(14) /*!< mask RTC_ALRMXSS_SSC[14], and RTC_ALRMXSS_SSC[13:0] is to be compared */
  385. #define RTC_MASKSSC_NONE ALRMXSS_MASKSSC(15) /*!< mask none, and RTC_ALRMXSS_SSC[14:0] is to be compared */
  386. /* RTC interrupt source */
  387. #define RTC_INT_TIMESTAMP RTC_CTL_TSIE /*!< time-stamp interrupt enable */
  388. #define RTC_INT_ALARM0 RTC_CTL_ALRM0IE /*!< RTC alarm0 interrupt enable */
  389. #define RTC_INT_ALARM1 RTC_CTL_ALRM1IE /*!< RTC alarm1 interrupt enable */
  390. #define RTC_INT_TAMP RTC_TAMP_TPIE /*!< tamper detection interrupt enable */
  391. #define RTC_INT_WAKEUP RTC_CTL_WTIE /*!< RTC wakeup timer interrupt enable */
  392. /* write protect key */
  393. #define RTC_UNLOCK_KEY1 ((uint8_t)0xCAU) /*!< RTC unlock key1 */
  394. #define RTC_UNLOCK_KEY2 ((uint8_t)0x53U) /*!< RTC unlock key2 */
  395. #define RTC_LOCK_KEY ((uint8_t)0xFFU) /*!< RTC lock key */
  396. /* registers reset value */
  397. #define RTC_REGISTER_RESET ((uint32_t)0x00000000U) /*!< RTC common register reset value */
  398. #define RTC_DATE_RESET ((uint32_t)0x00002101U) /*!< RTC_DATE register reset value */
  399. #define RTC_STAT_RESET ((uint32_t)0x00000000U) /*!< RTC_STAT register reset value */
  400. #define RTC_PSC_RESET ((uint32_t)0x007F00FFU) /*!< RTC_PSC register reset value */
  401. #define RTC_WUT_RESET ((uint32_t)0x0000FFFFU) /*!< RTC_WUT register reset value */
  402. /* RTC alarm */
  403. #define RTC_ALARM0 ((uint8_t)0x01U) /*!< RTC alarm 0 */
  404. #define RTC_ALARM1 ((uint8_t)0x02U) /*!< RTC alarm 1 */
  405. /* RTC coarse calibration direction */
  406. #define CALIB_INCREASE ((uint8_t)0x01U) /*!< RTC coarse calibration increase */
  407. #define CALIB_DECREASE ((uint8_t)0x02U) /*!< RTC coarse calibration decrease */
  408. /* RTC wakeup timer clock */
  409. #define CTL_WTCS(regval) (BITS(0,2) & ((regval)<< 0))
  410. #define WAKEUP_RTCCK_DIV16 CTL_WTCS(0) /*!< wakeup timer clock is RTC clock divided by 16 */
  411. #define WAKEUP_RTCCK_DIV8 CTL_WTCS(1) /*!< wakeup timer clock is RTC clock divided by 8 */
  412. #define WAKEUP_RTCCK_DIV4 CTL_WTCS(2) /*!< wakeup timer clock is RTC clock divided by 4 */
  413. #define WAKEUP_RTCCK_DIV2 CTL_WTCS(3) /*!< wakeup timer clock is RTC clock divided by 2 */
  414. #define WAKEUP_CKSPRE CTL_WTCS(4) /*!< wakeup timer clock is ckapre */
  415. #define WAKEUP_CKSPRE_2EXP16 CTL_WTCS(6) /*!< wakeup timer clock is ckapre and wakeup timer add 2exp16 */
  416. /* RTC_AF pin */
  417. #define RTC_AF0_TIMESTAMP ((uint32_t)0x00000000) /*!< RTC_AF0 use for timestamp */
  418. #define RTC_AF1_TIMESTAMP RTC_TAMP_TSSEL /*!< RTC_AF1 use for timestamp */
  419. #define RTC_AF0_TAMPER0 ((uint32_t)0x00000000) /*!< RTC_AF0 use for tamper0 */
  420. #define RTC_AF1_TAMPER0 RTC_TAMP_TP0SEL /*!< RTC_AF1 use for tamper0 */
  421. /* function declarations */
  422. /* reset most of the RTC registers */
  423. ErrStatus rtc_deinit(void);
  424. /* initialize RTC registers */
  425. ErrStatus rtc_init(rtc_parameter_struct* rtc_initpara_struct);
  426. /* enter RTC init mode */
  427. ErrStatus rtc_init_mode_enter(void);
  428. /* exit RTC init mode */
  429. void rtc_init_mode_exit(void);
  430. /* wait until RTC_TIME and RTC_DATE registers are synchronized with APB clock, and the shadow registers are updated */
  431. ErrStatus rtc_register_sync_wait(void);
  432. /* get current time and date */
  433. void rtc_current_time_get(rtc_parameter_struct* rtc_initpara_struct);
  434. /* get current subsecond value */
  435. uint32_t rtc_subsecond_get(void);
  436. /* configure RTC alarm */
  437. void rtc_alarm_config(uint8_t rtc_alarm, rtc_alarm_struct* rtc_alarm_time);
  438. /* configure subsecond of RTC alarm */
  439. void rtc_alarm_subsecond_config(uint8_t rtc_alarm, uint32_t mask_subsecond, uint32_t subsecond);
  440. /* get RTC alarm */
  441. void rtc_alarm_get(uint8_t rtc_alarm,rtc_alarm_struct* rtc_alarm_time);
  442. /* get RTC alarm subsecond */
  443. uint32_t rtc_alarm_subsecond_get(uint8_t rtc_alarm);
  444. /* enable RTC alarm */
  445. void rtc_alarm_enable(uint8_t rtc_alarm);
  446. /* disable RTC alarm */
  447. ErrStatus rtc_alarm_disable(uint8_t rtc_alarm);
  448. /* enable RTC time-stamp */
  449. void rtc_timestamp_enable(uint32_t edge);
  450. /* disable RTC time-stamp */
  451. void rtc_timestamp_disable(void);
  452. /* get RTC timestamp time and date */
  453. void rtc_timestamp_get(rtc_timestamp_struct* rtc_timestamp);
  454. /* get RTC time-stamp subsecond */
  455. uint32_t rtc_timestamp_subsecond_get(void);
  456. /* RTC time-stamp pin map */
  457. void rtc_timestamp_pin_map(uint32_t rtc_af);
  458. /* enable RTC tamper */
  459. void rtc_tamper_enable(rtc_tamper_struct* rtc_tamper);
  460. /* disable RTC tamper */
  461. void rtc_tamper_disable(uint32_t source);
  462. /* RTC tamper0 pin map */
  463. void rtc_tamper0_pin_map(uint32_t rtc_af);
  464. /* enable specified RTC interrupt */
  465. void rtc_interrupt_enable(uint32_t interrupt);
  466. /* disble specified RTC interrupt */
  467. void rtc_interrupt_disable(uint32_t interrupt);
  468. /* check specified flag */
  469. FlagStatus rtc_flag_get(uint32_t flag);
  470. /* clear specified flag */
  471. void rtc_flag_clear(uint32_t flag);
  472. /* configure RTC alarm output source */
  473. void rtc_alarm_output_config(uint32_t source, uint32_t mode);
  474. /* configure RTC calibration output source */
  475. void rtc_calibration_output_config(uint32_t source);
  476. /* adjust the daylight saving time by adding or substracting one hour from the current time */
  477. void rtc_hour_adjust(uint32_t operation);
  478. /* adjust RTC second or subsecond value of current time */
  479. ErrStatus rtc_second_adjust(uint32_t add, uint32_t minus);
  480. /* enable RTC bypass shadow registers function */
  481. void rtc_bypass_shadow_enable(void);
  482. /* disable RTC bypass shadow registers function */
  483. void rtc_bypass_shadow_disable(void);
  484. /* enable RTC reference clock detection function */
  485. ErrStatus rtc_refclock_detection_enable(void);
  486. /* disable RTC reference clock detection function */
  487. ErrStatus rtc_refclock_detection_disable(void);
  488. /* enable RTC wakeup timer */
  489. void rtc_wakeup_enable(void);
  490. /* disable RTC wakeup timer */
  491. ErrStatus rtc_wakeup_disable(void);
  492. /* set auto wakeup timer clock */
  493. ErrStatus rtc_wakeup_clock_set(uint8_t wakeup_clock);
  494. /* set auto wakeup timer value */
  495. ErrStatus rtc_wakeup_timer_set(uint16_t wakeup_timer);
  496. /* get auto wakeup timer value */
  497. uint16_t rtc_wakeup_timer_get(void);
  498. /* configure RTC smooth calibration */
  499. ErrStatus rtc_smooth_calibration_config(uint32_t window, uint32_t plus, uint32_t minus);
  500. /* enable RTC coarse calibration */
  501. ErrStatus rtc_coarse_calibration_enable(void);
  502. /* disable RTC coarse calibration */
  503. ErrStatus rtc_coarse_calibration_disable(void);
  504. /* configure RTC coarse calibration direction and step */
  505. ErrStatus rtc_coarse_calibration_config(uint8_t direction, uint8_t step);
  506. #endif /* GD32F4XX_RTC_H */