drv_pwm.c 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512
  1. /*
  2. * File : drv_pwm.c
  3. * This file is part of GK710X BSP for RT-Thread distribution.
  4. *
  5. * Copyright (c) 2017 GOKE Microelectronics Co., Ltd.
  6. * All rights reserved
  7. *
  8. * This program is free software; you can redistribute it and/or modify
  9. * it under the terms of the GNU General Public License as published by
  10. * the Free Software Foundation; either version 2 of the License, or
  11. * (at your option) any later version.
  12. *
  13. * This program is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16. * GNU General Public License for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License along
  19. * with this program; if not, write to the Free Software Foundation, Inc.,
  20. * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
  21. *
  22. * Visit http://www.goke.com to get contact with Goke.
  23. *
  24. * Change Logs:
  25. * Date Author Notes
  26. */
  27. #include <rtdevice.h>
  28. //#include "gpio.h"
  29. #include "drv_pwm.h"
  30. #include <rtdef.h>
  31. #include <rtthread.h>
  32. #include <rtdevice.h>
  33. #include <drivers/watchdog.h>
  34. #include "gtypes.h"
  35. #include "gd_pwm.h"
  36. #include "platform.h"
  37. #define GK_TEST_PWM
  38. static struct gk_pwm_obj *pwm_drv = NULL;
  39. static struct pwm_driver pwm_drv_table;
  40. static rt_err_t pwm_get_status(rt_uint32_t *status)
  41. {
  42. rt_uint32_t channel_enable;
  43. struct gk_pwm_obj *pwm_obj = (struct gk_pwm_obj *)pwm_drv;
  44. if(status == NULL || pwm_obj->id >= PWM_MAX_CHANNEL)
  45. {
  46. rt_kprintf("PWM: > max channel \n");
  47. return RT_ERROR;
  48. }
  49. if (GD_OK != GD_PWM_Get_Status(pwm_obj->id, &channel_enable))
  50. {
  51. rt_kprintf("get pwm status failed!\n");
  52. return RT_ERROR;
  53. }
  54. *status = channel_enable;
  55. return RT_EOK;
  56. }
  57. static rt_err_t pwm_enable(struct gk_pwm_obj *pwm_obj)
  58. {
  59. rt_uint32_t ret = RT_EOK;
  60. if (pwm_obj->id >= PWM_MAX_CHANNEL)
  61. {
  62. rt_kprintf("PWM: > max channel \n");
  63. return RT_ERROR;
  64. }
  65. ret = GD_PwmOnOff(pwm_obj->id, GTRUE);
  66. if (ret != GD_OK)
  67. {
  68. rt_kprintf("enable pwm device failed!\n");
  69. return RT_ERROR;
  70. }
  71. return RT_EOK;
  72. }
  73. static rt_err_t pwm_disable(struct gk_pwm_obj *pwm_obj)
  74. {
  75. rt_uint32_t ret = RT_EOK;
  76. if (pwm_obj->id >= PWM_MAX_CHANNEL)
  77. {
  78. rt_kprintf("PWM: > max channel \n");
  79. return RT_ERROR;
  80. }
  81. ret = GD_PwmOnOff(pwm_obj->id, GFALSE);
  82. if (ret != GD_OK)
  83. {
  84. rt_kprintf("disable pwm device failed!\n");
  85. return RT_ERROR;
  86. }
  87. return ret;
  88. }
  89. static int pwm_get_duty_cycle_ns(struct pwm_device *pwm)
  90. {
  91. struct gk_pwm_obj *pwm_obj = (struct gk_pwm_obj *)pwm_drv;
  92. rt_uint32_t freq, duty;
  93. if (pwm_obj->id >= PWM_MAX_CHANNEL)
  94. {
  95. rt_kprintf("PWM: > max channel \n");
  96. return -1;
  97. }
  98. if (GD_PWM_Get_Param(pwm_obj->id, &freq, &duty))
  99. {
  100. rt_kprintf("GD_PWM_Get_Param error.\n");
  101. return -1;
  102. }
  103. rt_kprintf("get duty: %lu%%, freq: %lu\n", duty, freq);
  104. return 0;
  105. }
  106. static int pwm_set_duty_cycle_ns(struct pwm_device *pwm)
  107. {
  108. struct gk_pwm_obj *pwm_obj = (struct gk_pwm_obj *)pwm_drv;
  109. rt_uint32_t range, duty, freq;
  110. GERR ret = 0;
  111. if(pwm_obj->id >= PWM_MAX_CHANNEL)
  112. {
  113. rt_kprintf("PWM: > max channel \n");
  114. return -1;
  115. }
  116. freq = pwm->freq;
  117. range = pwm->range;
  118. duty = pwm->duty;
  119. //param mode The PWM mode: 0 - Normal Speed Mode; 1 - Sync Speed Mode.
  120. ret = GD_PWM_Set_Mode(pwm_obj->id, 0);
  121. if(ret != GD_OK)
  122. {
  123. rt_kprintf("Set pwm mode 0 failed!\n");
  124. return -1;
  125. }
  126. ret = GD_PWM_Set_Param(pwm_obj->id, freq, range, duty);
  127. if (GD_PWM_NO_ERR != ret)
  128. {
  129. if (GD_PWM_ERR_NOT_SUPPORTED_CHANNEL == ret)
  130. {
  131. rt_kprintf("PWM Set_Param:set[%d %d %d]error *not support channel.\n",
  132. (int)freq, (int)range, (int)duty);
  133. }
  134. else if(GD_PWM_ERR_NOT_SUPPORTED_FREQUENCY == ret)
  135. {
  136. rt_kprintf("PWM Set_Param:set[%d %d %d]error *not support Freq.\n",
  137. (int)freq, (int)range, (int)duty);
  138. }
  139. else if(GD_PWM_ERR_NOT_SUPPORTED_RANGE == ret)
  140. {
  141. rt_kprintf("PWM Set_Param:set[%d %d %d]error *not support Range.\n",
  142. (int)freq, (int)range, (int)duty);
  143. }
  144. else if(GD_PWM_ERR_WRONG_DUTY_CONFIGURATION == ret)
  145. {
  146. rt_kprintf("PWM Set_Param:set[%d %d %d]error *wrong duty.\n",
  147. (int)freq, (int)range, (int)duty);
  148. }
  149. else if(GD_PWM_ERR_RANGE_EXCEED_LIMIT == ret)
  150. {
  151. rt_kprintf("PWM Set_Param:set[%d %d %d]error *exceed Range limit.\n",
  152. (int)freq, (int)range, (int)duty);
  153. }
  154. return -1;
  155. }
  156. return 0;
  157. }
  158. static int pwm_get_vsync_mode_param(rt_uint16_t *speed)
  159. {
  160. struct gk_pwm_obj *pwm_obj = (struct gk_pwm_obj *)pwm_drv;
  161. GERR ret = GD_OK;
  162. if (pwm_obj->id >= PWM_MAX_CHANNEL)
  163. {
  164. rt_kprintf("PWM: > max channel \n");
  165. return -1;
  166. }
  167. ret = GD_PWM_Get_Speed(pwm_obj->id, speed);
  168. if(ret != GD_OK)
  169. {
  170. rt_kprintf("Get pwm speed failed!\n");
  171. return -1;
  172. }
  173. rt_kprintf("get speed: %u\n", *speed);
  174. return 0;
  175. }
  176. static int pwm_set_vsync_mode_param(struct pwm_param_vsync_mode *param)
  177. {
  178. struct gk_pwm_obj *pwm_obj = (struct gk_pwm_obj *)pwm_drv;
  179. GERR ret = GD_OK;
  180. if(pwm_obj->id >= PWM_MAX_CHANNEL)
  181. {
  182. rt_kprintf("PWM: > max channel \n");
  183. return -1;
  184. }
  185. //param mode The PWM mode: 0 - Normal Speed Mode; 1 - Sync Speed Mode.
  186. ret = GD_PWM_Set_Mode(pwm_obj->id, 1);
  187. if(ret != GD_OK)
  188. {
  189. rt_kprintf("Set pwm mode 1 failed!\n");
  190. return -1;
  191. }
  192. ret = GD_PWM_Set_Speed(pwm_obj->id, param->speed);
  193. if(ret != GD_OK)
  194. {
  195. rt_kprintf("Set pwm speed failed!\n");
  196. return -1;
  197. }
  198. ret = GD_PWM_Cycle(pwm_obj->id, param->highLevelCnt, param->lowLevelCnt);
  199. if(ret != GD_OK)
  200. {
  201. rt_kprintf("Set pwm cycle failed!\n");
  202. return -1;
  203. }
  204. return 0;
  205. }
  206. static int pwm_set_clock_divider(int ratio)
  207. {
  208. struct gk_pwm_obj *pwm_obj = (struct gk_pwm_obj *)pwm_drv;
  209. rt_uint32_t range, duty, freq;
  210. GERR ret = 0;
  211. if (pwm_obj->id >= PWM_MAX_CHANNEL)
  212. {
  213. rt_kprintf("PWM: > max channel \n");
  214. return -1;
  215. }
  216. if ((ratio != 1) && (ratio != 2) && (ratio != 3))
  217. {
  218. rt_kprintf("pwm_set_clock_divider:%d wrong param.\n", ratio);
  219. return -1;
  220. }
  221. if (GD_OK != GD_PWM_Set_Clock_Divider(pwm_obj->id, ratio))
  222. {
  223. rt_kprintf("gadi_pwm_set_clock_divider:%d set error.\n", ratio);
  224. return -1;
  225. }
  226. return 0;
  227. }
  228. static int pwm_set_active_channel(int id)
  229. {
  230. GERR ret = 0;
  231. if (id >= PWM_MAX_CHANNEL)
  232. {
  233. rt_kprintf("PWM: > max channel \n");
  234. return -1;
  235. }
  236. if (pwm_drv_table.pwm[id].gpio_id == 0xff)
  237. {
  238. rt_kprintf("channel not open \n");
  239. return -1;
  240. }
  241. pwm_drv->id = id;
  242. return 0;
  243. }
  244. static rt_err_t pwm_start(struct gk_pwm_obj *pwm_obj)
  245. {
  246. rt_uint32_t pwmStatus = 0;
  247. rt_uint32_t ret = GD_OK;
  248. ret = pwm_get_status(&pwmStatus);
  249. if(ret != RT_EOK)
  250. {
  251. return ret;
  252. }
  253. if(pwmStatus)
  254. {
  255. ret = pwm_disable(pwm_obj);
  256. if(ret != RT_EOK)
  257. {
  258. return ret;
  259. }
  260. }
  261. return pwm_enable(pwm_obj);
  262. }
  263. static rt_err_t gk_pwm_open(rt_device_t dev, rt_uint16_t oflag)
  264. {
  265. rt_err_t ret = RT_EOK;
  266. int index;
  267. for (index=0; index<PWM_MAX_CHANNEL; index++)
  268. {
  269. if ((pwm_drv_table.pwm[index].id != 0xff) && (pwm_drv_table.pwm[index].gpio_id != 0xff))
  270. {
  271. rt_kprintf("pwm_drv_table.pwm[%d] id= %d, gpio_id = %d\n",
  272. index,
  273. pwm_drv_table.pwm[index].id,
  274. pwm_drv_table.pwm[index].gpio_id);
  275. ret = GD_PWM_Open(pwm_drv_table.pwm[index].id, pwm_drv_table.pwm[index].gpio_id);
  276. if(ret != GD_OK)
  277. {
  278. rt_kprintf("open pwm device %d channel failed!\n", pwm_drv_table.pwm[index].id);
  279. continue;
  280. }
  281. }
  282. }
  283. if (pwm_drv_table.pwm[0].gpio_id != 0xff)
  284. {
  285. pwm_drv->id = pwm_drv_table.pwm[0].id;
  286. }
  287. return ret;
  288. }
  289. static rt_err_t gk_pwm_close(rt_device_t dev)
  290. {
  291. struct gk_pwm_obj *pwm_obj = (struct gk_pwm_obj *)pwm_drv;
  292. if(pwm_obj->id >= PWM_MAX_CHANNEL)
  293. {
  294. rt_kprintf("PWM: > max channel \n");
  295. return RT_ERROR;
  296. }
  297. GD_PWM_Close(pwm_obj->id);
  298. return RT_EOK;
  299. }
  300. static rt_err_t gk_pwm_ioctl(rt_device_t dev, int cmd, void *arg)
  301. {
  302. int ratio, ret = 0;
  303. rt_uint16_t *speed = NULL;
  304. struct pwm_device *pwm = NULL;
  305. struct pwm_param_vsync_mode *vsync_param = NULL;
  306. struct gk_pwm_obj *pwm_obj = (struct gk_pwm_obj *)pwm_drv;
  307. switch (cmd)
  308. {
  309. case ENABLE_PWM:
  310. pwm_start(pwm_obj);
  311. break;
  312. case DISABLE_PWM:
  313. pwm_disable(pwm_obj);
  314. break;
  315. case SET_PWM_DUTY_CYCLE:
  316. pwm = (struct pwm_device *)arg;
  317. pwm_set_duty_cycle_ns(pwm);
  318. break;
  319. case GET_PWM_DUTY_CYCLE:
  320. pwm = (struct pwm_device *)arg;
  321. pwm_get_duty_cycle_ns(pwm);
  322. break;
  323. case SET_PWM_VSYNC_MODE:
  324. vsync_param = (struct pwm_param_vsync_mode *)arg;
  325. pwm_set_vsync_mode_param(vsync_param);
  326. break;
  327. case GET_PWM_VSYNC_MODE:
  328. speed = (rt_uint16_t *)arg;
  329. pwm_get_vsync_mode_param(speed);
  330. break;
  331. case SET_PWM_CLOCK_DIV:
  332. ratio = *((int*)arg);
  333. pwm_set_clock_divider(ratio);
  334. break;
  335. case SET_PWM_ACT_CHANNEL:
  336. ratio = *((int*)arg);
  337. pwm_set_active_channel(ratio);
  338. break;
  339. default:
  340. break;
  341. }
  342. return ret;
  343. }
  344. static rt_err_t gk_pwm_init(rt_device_t dev)
  345. {
  346. rt_err_t ret = RT_EOK;
  347. ret = (rt_err_t)GD_PWM_Init();
  348. return ret;
  349. }
  350. int gk_pwm_probe(void *priv_data)
  351. {
  352. rt_device_t pwm_dev;
  353. int index;
  354. for (index=0; index < PWM_MAX_CHANNEL; index++)
  355. {
  356. pwm_drv_table.pwm[index].id = 0xff;
  357. pwm_drv_table.pwm[index].gpio_id = 0xff;
  358. }
  359. for (index=0; index < PWM_MAX_CHANNEL; index++)
  360. {
  361. if (((struct pwm_driver *)priv_data)->pwm[index].gpio_id > 0)
  362. {
  363. pwm_drv_table.pwm[index].id = ((struct pwm_driver *)priv_data)->pwm[index].id;
  364. pwm_drv_table.pwm[index].gpio_id = ((struct pwm_driver *)priv_data)->pwm[index].gpio_id;
  365. }
  366. }
  367. pwm_drv = rt_malloc(sizeof(struct gk_pwm_obj));
  368. if (pwm_drv == RT_NULL)
  369. {
  370. rt_kprintf("ERROR: %s pwm_drv malloc failed\n", __func__);
  371. }
  372. rt_memset(pwm_drv, 0, sizeof(struct gk_pwm_obj));
  373. pwm_dev = rt_malloc(sizeof(struct rt_device));
  374. if (pwm_dev == RT_NULL)
  375. {
  376. rt_kprintf("ERROR: %s rt_device malloc failed\n", __func__);
  377. }
  378. rt_memset(pwm_dev, 0, sizeof(struct rt_device));
  379. pwm_dev->user_data = &pwm_drv_table;
  380. pwm_dev->open = gk_pwm_open;
  381. pwm_dev->close = gk_pwm_close;
  382. pwm_dev->control = gk_pwm_ioctl;
  383. pwm_dev->init = gk_pwm_init;
  384. pwm_dev->type = RT_Device_Class_Miscellaneous;
  385. rt_device_register(pwm_dev, "pwm", RT_DEVICE_FLAG_RDWR);
  386. return 0;
  387. }
  388. int gk_pwm_exit(void *priv_data) { return 0; }
  389. struct gk_platform_driver pwm_driver_ops = {
  390. .name = "pwm", .probe = gk_pwm_probe, .remove = gk_pwm_exit,
  391. };
  392. void rt_hw_pwm_init(void)
  393. {
  394. gk_platform_driver_init(&pwm_driver_ops);
  395. }
  396. #ifdef GK_TEST_PWM
  397. int gk_pwm_test(void)
  398. {
  399. rt_device_t pwm_dev;
  400. struct pwm_device pwm;
  401. pwm.duty = 50;
  402. pwm.range = 100;
  403. pwm.freq = 1000;
  404. pwm_dev = rt_device_find("pwm");
  405. if (!pwm_dev)
  406. {
  407. rt_kprintf("cann't find the pwm dev\n");
  408. }
  409. pwm_dev->init(pwm_dev);
  410. pwm_dev->open(pwm_dev, 0);
  411. pwm_dev->control(pwm_dev, SET_PWM_DUTY_CYCLE, &pwm);
  412. pwm_dev->control(pwm_dev, ENABLE_PWM, NULL);
  413. return 0;
  414. }
  415. #endif
  416. #ifdef RT_USING_FINSH
  417. #include <finsh.h>
  418. #ifdef GK_TEST_PWM
  419. FINSH_FUNCTION_EXPORT(gk_pwm_test, gk_pwm_test);
  420. #endif
  421. #endif