mlb_iomux_config.c 13 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267
  1. /*
  2. * Copyright (c) 2012, Freescale Semiconductor, Inc.
  3. * All rights reserved.
  4. *
  5. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
  6. * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  7. * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  8. * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
  9. * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
  10. * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
  11. * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
  12. * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  13. * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
  14. * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  15. */
  16. // File: mlb_iomux_config.c
  17. /* ------------------------------------------------------------------------------
  18. * <auto-generated>
  19. * This code was generated by a tool.
  20. * Runtime Version:3.4.0.0
  21. *
  22. * Changes to this file may cause incorrect behavior and will be lost if
  23. * the code is regenerated.
  24. * </auto-generated>
  25. * ------------------------------------------------------------------------------
  26. */
  27. #include "iomux_config.h"
  28. #include "registers/regsiomuxc.h"
  29. // Function to configure IOMUXC for mlb module.
  30. void mlb_iomux_config(void)
  31. {
  32. // Config mlb.MLB_CLK to pad ENET_TX_DATA1(W20)
  33. // HW_IOMUXC_SW_MUX_CTL_PAD_ENET_TX_DATA1_WR(0x00000000);
  34. // HW_IOMUXC_SW_PAD_CTL_PAD_ENET_TX_DATA1_WR(0x0001B0B0);
  35. // HW_IOMUXC_MLB_MLB_CLK_IN_SELECT_INPUT_WR(0x00000000);
  36. // Mux Register:
  37. // IOMUXC_SW_MUX_CTL_PAD_ENET_TX_DATA1(0x020E0208)
  38. // SION [4] - Software Input On Field Reset: DISABLED
  39. // Force the selected mux mode Input path no matter of MUX_MODE functionality.
  40. // DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
  41. // ENABLED (1) - Force input path of pad.
  42. // MUX_MODE [3:0] - MUX Mode Select Field Reset: ALT5
  43. // Select iomux modes to be used for pad.
  44. // ALT0 (0) - Select instance: mlb signal: MLB_CLK
  45. // ALT1 (1) - Select instance: enet signal: ENET_TX_DATA1
  46. // ALT2 (2) - Select instance: esai signal: ESAI_TX2_RX3
  47. // ALT4 (4) - Select instance: enet signal: ENET_1588_EVENT0_IN
  48. // ALT5 (5) - Select instance: gpio1 signal: GPIO1_IO29
  49. // ALT9 (9) - Select instance: i2c4 signal: I2C4_SDA
  50. HW_IOMUXC_SW_MUX_CTL_PAD_ENET_TX_DATA1_WR(
  51. BF_IOMUXC_SW_MUX_CTL_PAD_ENET_TX_DATA1_SION_V(DISABLED) |
  52. BF_IOMUXC_SW_MUX_CTL_PAD_ENET_TX_DATA1_MUX_MODE_V(ALT0));
  53. // Pad Control Register:
  54. // IOMUXC_SW_PAD_CTL_PAD_ENET_TX_DATA1(0x020E05D8)
  55. // HYS [16] - Hysteresis Enable Field Reset: ENABLED
  56. // DISABLED (0) - CMOS input
  57. // ENABLED (1) - Schmitt trigger input
  58. // PUS [15:14] - Pull Up / Down Config. Field Reset: 100K_OHM_PU
  59. // 100K_OHM_PD (0) - 100K Ohm Pull Down
  60. // 47K_OHM_PU (1) - 47K Ohm Pull Up
  61. // 100K_OHM_PU (2) - 100K Ohm Pull Up
  62. // 22K_OHM_PU (3) - 22K Ohm Pull Up
  63. // PUE [13] - Pull / Keep Select Field Reset: PULL
  64. // KEEP (0) - Keeper Enabled
  65. // PULL (1) - Pull Enabled
  66. // PKE [12] - Pull / Keep Enable Field Reset: ENABLED
  67. // DISABLED (0) - Pull/Keeper Disabled
  68. // ENABLED (1) - Pull/Keeper Enabled
  69. // ODE [11] - Open Drain Enable Field Reset: DISABLED
  70. // Enables open drain of the pin.
  71. // DISABLED (0) - Output is CMOS.
  72. // ENABLED (1) - Output is Open Drain.
  73. // SPEED [7:6] - Speed Field Reset: 100MHZ
  74. // RESERVED0 (0) - Reserved
  75. // 50MHZ (1) - Low (50 MHz)
  76. // 100MHZ (2) - Medium (100 MHz)
  77. // 200MHZ (3) - Maximum (200 MHz)
  78. // DSE [5:3] - Drive Strength Field Reset: 40_OHM
  79. // HIZ (0) - HI-Z
  80. // 240_OHM (1) - 240 Ohm
  81. // 120_OHM (2) - 120 Ohm
  82. // 80_OHM (3) - 80 Ohm
  83. // 60_OHM (4) - 60 Ohm
  84. // 48_OHM (5) - 48 Ohm
  85. // 40_OHM (6) - 40 Ohm
  86. // 34_OHM (7) - 34 Ohm
  87. // SRE [0] - Slew Rate Field Reset: SLOW
  88. // Slew rate control.
  89. // SLOW (0) - Slow Slew Rate
  90. // FAST (1) - Fast Slew Rate
  91. HW_IOMUXC_SW_PAD_CTL_PAD_ENET_TX_DATA1_WR(
  92. BF_IOMUXC_SW_PAD_CTL_PAD_ENET_TX_DATA1_HYS_V(ENABLED) |
  93. BF_IOMUXC_SW_PAD_CTL_PAD_ENET_TX_DATA1_PUS_V(100K_OHM_PU) |
  94. BF_IOMUXC_SW_PAD_CTL_PAD_ENET_TX_DATA1_PUE_V(PULL) |
  95. BF_IOMUXC_SW_PAD_CTL_PAD_ENET_TX_DATA1_PKE_V(ENABLED) |
  96. BF_IOMUXC_SW_PAD_CTL_PAD_ENET_TX_DATA1_ODE_V(DISABLED) |
  97. BF_IOMUXC_SW_PAD_CTL_PAD_ENET_TX_DATA1_SPEED_V(100MHZ) |
  98. BF_IOMUXC_SW_PAD_CTL_PAD_ENET_TX_DATA1_DSE_V(40_OHM) |
  99. BF_IOMUXC_SW_PAD_CTL_PAD_ENET_TX_DATA1_SRE_V(SLOW));
  100. // Pad ENET_TX_DATA1 is involved in Daisy Chain.
  101. // Input Select Register:
  102. // IOMUXC_MLB_MLB_CLK_IN_SELECT_INPUT(0x020E08DC)
  103. // DAISY [0] - MUX Mode Select Field Reset: ENET_TX_DATA1_ALT0
  104. // Selecting Pads Involved in Daisy Chain.
  105. // ENET_TX_DATA1_ALT0 (0) - Select signal mlb MLB_CLK as input from pad ENET_TX_DATA1(ALT0).
  106. // GPIO03_ALT7 (1) - Select signal mlb MLB_CLK as input from pad GPIO03(ALT7).
  107. HW_IOMUXC_MLB_MLB_CLK_IN_SELECT_INPUT_WR(
  108. BF_IOMUXC_MLB_MLB_CLK_IN_SELECT_INPUT_DAISY_V(ENET_TX_DATA1_ALT0));
  109. // Config mlb.MLB_DATA to pad GPIO02(T1)
  110. // HW_IOMUXC_SW_MUX_CTL_PAD_GPIO02_WR(0x00000007);
  111. // HW_IOMUXC_SW_PAD_CTL_PAD_GPIO02_WR(0x0001B0B0);
  112. // HW_IOMUXC_MLB_MLB_DATA_IN_SELECT_INPUT_WR(0x00000000);
  113. // Mux Register:
  114. // IOMUXC_SW_MUX_CTL_PAD_GPIO02(0x020E0224)
  115. // SION [4] - Software Input On Field Reset: DISABLED
  116. // Force the selected mux mode Input path no matter of MUX_MODE functionality.
  117. // DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
  118. // ENABLED (1) - Force input path of pad.
  119. // MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT5
  120. // Select iomux modes to be used for pad.
  121. // ALT0 (0) - Select instance: esai signal: ESAI_TX_FS
  122. // ALT2 (2) - Select instance: kpp signal: KEY_ROW6
  123. // ALT5 (5) - Select instance: gpio1 signal: GPIO1_IO02
  124. // ALT6 (6) - Select instance: usdhc2 signal: SD2_WP
  125. // ALT7 (7) - Select instance: mlb signal: MLB_DATA
  126. HW_IOMUXC_SW_MUX_CTL_PAD_GPIO02_WR(
  127. BF_IOMUXC_SW_MUX_CTL_PAD_GPIO02_SION_V(DISABLED) |
  128. BF_IOMUXC_SW_MUX_CTL_PAD_GPIO02_MUX_MODE_V(ALT7));
  129. // Pad Control Register:
  130. // IOMUXC_SW_PAD_CTL_PAD_GPIO02(0x020E05F4)
  131. // HYS [16] - Hysteresis Enable Field Reset: ENABLED
  132. // DISABLED (0) - CMOS input
  133. // ENABLED (1) - Schmitt trigger input
  134. // PUS [15:14] - Pull Up / Down Config. Field Reset: 100K_OHM_PU
  135. // 100K_OHM_PD (0) - 100K Ohm Pull Down
  136. // 47K_OHM_PU (1) - 47K Ohm Pull Up
  137. // 100K_OHM_PU (2) - 100K Ohm Pull Up
  138. // 22K_OHM_PU (3) - 22K Ohm Pull Up
  139. // PUE [13] - Pull / Keep Select Field Reset: PULL
  140. // KEEP (0) - Keeper Enabled
  141. // PULL (1) - Pull Enabled
  142. // PKE [12] - Pull / Keep Enable Field Reset: ENABLED
  143. // DISABLED (0) - Pull/Keeper Disabled
  144. // ENABLED (1) - Pull/Keeper Enabled
  145. // ODE [11] - Open Drain Enable Field Reset: DISABLED
  146. // Enables open drain of the pin.
  147. // DISABLED (0) - Output is CMOS.
  148. // ENABLED (1) - Output is Open Drain.
  149. // SPEED [7:6] - Speed Field Reset: 100MHZ
  150. // RESERVED0 (0) - Reserved
  151. // 50MHZ (1) - Low (50 MHz)
  152. // 100MHZ (2) - Medium (100 MHz)
  153. // 200MHZ (3) - Maximum (200 MHz)
  154. // DSE [5:3] - Drive Strength Field Reset: 40_OHM
  155. // HIZ (0) - HI-Z
  156. // 240_OHM (1) - 240 Ohm
  157. // 120_OHM (2) - 120 Ohm
  158. // 80_OHM (3) - 80 Ohm
  159. // 60_OHM (4) - 60 Ohm
  160. // 48_OHM (5) - 48 Ohm
  161. // 40_OHM (6) - 40 Ohm
  162. // 34_OHM (7) - 34 Ohm
  163. // SRE [0] - Slew Rate Field Reset: SLOW
  164. // Slew rate control.
  165. // SLOW (0) - Slow Slew Rate
  166. // FAST (1) - Fast Slew Rate
  167. HW_IOMUXC_SW_PAD_CTL_PAD_GPIO02_WR(
  168. BF_IOMUXC_SW_PAD_CTL_PAD_GPIO02_HYS_V(ENABLED) |
  169. BF_IOMUXC_SW_PAD_CTL_PAD_GPIO02_PUS_V(100K_OHM_PU) |
  170. BF_IOMUXC_SW_PAD_CTL_PAD_GPIO02_PUE_V(PULL) |
  171. BF_IOMUXC_SW_PAD_CTL_PAD_GPIO02_PKE_V(ENABLED) |
  172. BF_IOMUXC_SW_PAD_CTL_PAD_GPIO02_ODE_V(DISABLED) |
  173. BF_IOMUXC_SW_PAD_CTL_PAD_GPIO02_SPEED_V(100MHZ) |
  174. BF_IOMUXC_SW_PAD_CTL_PAD_GPIO02_DSE_V(40_OHM) |
  175. BF_IOMUXC_SW_PAD_CTL_PAD_GPIO02_SRE_V(SLOW));
  176. // Pad GPIO02 is involved in Daisy Chain.
  177. // Input Select Register:
  178. // IOMUXC_MLB_MLB_DATA_IN_SELECT_INPUT(0x020E08E0)
  179. // DAISY [0] - MUX Mode Select Field Reset: ENET_MDC_ALT0
  180. // Selecting Pads Involved in Daisy Chain.
  181. // ENET_MDC_ALT0 (0) - Select signal mlb MLB_DATA as input from pad ENET_MDC(ALT0).
  182. // GPIO02_ALT7 (1) - Select signal mlb MLB_DATA as input from pad GPIO02(ALT7).
  183. HW_IOMUXC_MLB_MLB_DATA_IN_SELECT_INPUT_WR(
  184. BF_IOMUXC_MLB_MLB_DATA_IN_SELECT_INPUT_DAISY_V(ENET_MDC_ALT0));
  185. // Config mlb.MLB_SIG to pad GPIO06(T3)
  186. // HW_IOMUXC_SW_MUX_CTL_PAD_GPIO06_WR(0x00000007);
  187. // HW_IOMUXC_SW_PAD_CTL_PAD_GPIO06_WR(0x0001B0B0);
  188. // HW_IOMUXC_MLB_MLB_SIG_IN_SELECT_INPUT_WR(0x00000000);
  189. // Mux Register:
  190. // IOMUXC_SW_MUX_CTL_PAD_GPIO06(0x020E0234)
  191. // SION [4] - Software Input On Field Reset: DISABLED
  192. // Force the selected mux mode Input path no matter of MUX_MODE functionality.
  193. // DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
  194. // ENABLED (1) - Force input path of pad.
  195. // MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT5
  196. // Select iomux modes to be used for pad.
  197. // ALT0 (0) - Select instance: esai signal: ESAI_TX_CLK
  198. // ALT2 (2) - Select instance: i2c3 signal: I2C3_SDA
  199. // ALT5 (5) - Select instance: gpio1 signal: GPIO1_IO06
  200. // ALT6 (6) - Select instance: usdhc2 signal: SD2_LCTL
  201. // ALT7 (7) - Select instance: mlb signal: MLB_SIG
  202. HW_IOMUXC_SW_MUX_CTL_PAD_GPIO06_WR(
  203. BF_IOMUXC_SW_MUX_CTL_PAD_GPIO06_SION_V(DISABLED) |
  204. BF_IOMUXC_SW_MUX_CTL_PAD_GPIO06_MUX_MODE_V(ALT7));
  205. // Pad Control Register:
  206. // IOMUXC_SW_PAD_CTL_PAD_GPIO06(0x020E0604)
  207. // HYS [16] - Hysteresis Enable Field Reset: ENABLED
  208. // DISABLED (0) - CMOS input
  209. // ENABLED (1) - Schmitt trigger input
  210. // PUS [15:14] - Pull Up / Down Config. Field Reset: 100K_OHM_PU
  211. // 100K_OHM_PD (0) - 100K Ohm Pull Down
  212. // 47K_OHM_PU (1) - 47K Ohm Pull Up
  213. // 100K_OHM_PU (2) - 100K Ohm Pull Up
  214. // 22K_OHM_PU (3) - 22K Ohm Pull Up
  215. // PUE [13] - Pull / Keep Select Field Reset: PULL
  216. // KEEP (0) - Keeper Enabled
  217. // PULL (1) - Pull Enabled
  218. // PKE [12] - Pull / Keep Enable Field Reset: ENABLED
  219. // DISABLED (0) - Pull/Keeper Disabled
  220. // ENABLED (1) - Pull/Keeper Enabled
  221. // ODE [11] - Open Drain Enable Field Reset: DISABLED
  222. // Enables open drain of the pin.
  223. // DISABLED (0) - Output is CMOS.
  224. // ENABLED (1) - Output is Open Drain.
  225. // SPEED [7:6] - Speed Field Reset: 100MHZ
  226. // RESERVED0 (0) - Reserved
  227. // 50MHZ (1) - Low (50 MHz)
  228. // 100MHZ (2) - Medium (100 MHz)
  229. // 200MHZ (3) - Maximum (200 MHz)
  230. // DSE [5:3] - Drive Strength Field Reset: 40_OHM
  231. // HIZ (0) - HI-Z
  232. // 240_OHM (1) - 240 Ohm
  233. // 120_OHM (2) - 120 Ohm
  234. // 80_OHM (3) - 80 Ohm
  235. // 60_OHM (4) - 60 Ohm
  236. // 48_OHM (5) - 48 Ohm
  237. // 40_OHM (6) - 40 Ohm
  238. // 34_OHM (7) - 34 Ohm
  239. // SRE [0] - Slew Rate Field Reset: SLOW
  240. // Slew rate control.
  241. // SLOW (0) - Slow Slew Rate
  242. // FAST (1) - Fast Slew Rate
  243. HW_IOMUXC_SW_PAD_CTL_PAD_GPIO06_WR(
  244. BF_IOMUXC_SW_PAD_CTL_PAD_GPIO06_HYS_V(ENABLED) |
  245. BF_IOMUXC_SW_PAD_CTL_PAD_GPIO06_PUS_V(100K_OHM_PU) |
  246. BF_IOMUXC_SW_PAD_CTL_PAD_GPIO06_PUE_V(PULL) |
  247. BF_IOMUXC_SW_PAD_CTL_PAD_GPIO06_PKE_V(ENABLED) |
  248. BF_IOMUXC_SW_PAD_CTL_PAD_GPIO06_ODE_V(DISABLED) |
  249. BF_IOMUXC_SW_PAD_CTL_PAD_GPIO06_SPEED_V(100MHZ) |
  250. BF_IOMUXC_SW_PAD_CTL_PAD_GPIO06_DSE_V(40_OHM) |
  251. BF_IOMUXC_SW_PAD_CTL_PAD_GPIO06_SRE_V(SLOW));
  252. // Pad GPIO06 is involved in Daisy Chain.
  253. // Input Select Register:
  254. // IOMUXC_MLB_MLB_SIG_IN_SELECT_INPUT(0x020E08E4)
  255. // DAISY [0] - MUX Mode Select Field Reset: ENET_RX_DATA1_ALT0
  256. // Selecting Pads Involved in Daisy Chain.
  257. // ENET_RX_DATA1_ALT0 (0) - Select signal mlb MLB_SIG as input from pad ENET_RX_DATA1(ALT0).
  258. // GPIO06_ALT7 (1) - Select signal mlb MLB_SIG as input from pad GPIO06(ALT7).
  259. HW_IOMUXC_MLB_MLB_SIG_IN_SELECT_INPUT_WR(
  260. BF_IOMUXC_MLB_MLB_SIG_IN_SELECT_INPUT_DAISY_V(ENET_RX_DATA1_ALT0));
  261. }