sjc_iomux_config.c 17 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367
  1. /*
  2. * Copyright (c) 2012, Freescale Semiconductor, Inc.
  3. * All rights reserved.
  4. *
  5. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
  6. * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  7. * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  8. * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
  9. * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
  10. * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
  11. * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
  12. * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  13. * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
  14. * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  15. */
  16. // File: sjc_iomux_config.c
  17. /* ------------------------------------------------------------------------------
  18. * <auto-generated>
  19. * This code was generated by a tool.
  20. * Runtime Version:3.4.0.0
  21. *
  22. * Changes to this file may cause incorrect behavior and will be lost if
  23. * the code is regenerated.
  24. * </auto-generated>
  25. * ------------------------------------------------------------------------------
  26. */
  27. #include "iomux_config.h"
  28. #include "registers/regsiomuxc.h"
  29. // Function to configure IOMUXC for sjc module.
  30. void sjc_iomux_config(void)
  31. {
  32. // Config sjc.JTAG_MOD to pad JTAG_MOD(H6)
  33. // HW_IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_WR(0x0000B060);
  34. // Pad Control Register:
  35. // IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD(0x020E0614)
  36. // HYS [16] - Hysteresis Enable Field Reset: DISABLED
  37. // DISABLED (0) - CMOS input
  38. // ENABLED (1) - Schmitt trigger input
  39. // PUS [15:14] - Pull Up / Down Config. Field Reset: 100K_OHM_PU
  40. // 100K_OHM_PD (0) - 100K Ohm Pull Down
  41. // 47K_OHM_PU (1) - 47K Ohm Pull Up
  42. // 100K_OHM_PU (2) - 100K Ohm Pull Up
  43. // 22K_OHM_PU (3) - 22K Ohm Pull Up
  44. // PUE [13] - Pull / Keep Select Field Reset: PULL
  45. // NOTE: Read Only Field
  46. // The value of this field is fixed and cannot be changed.
  47. // KEEP (0) - Keeper Enabled
  48. // PULL (1) - Pull Enabled
  49. // PKE [12] - Pull / Keep Enable Field Reset: ENABLED
  50. // DISABLED (0) - Pull/Keeper Disabled
  51. // ENABLED (1) - Pull/Keeper Enabled
  52. // ODE [11] - Open Drain Enable Field Reset: DISABLED
  53. // Enables open drain of the pin.
  54. // NOTE: Read Only Field
  55. // The value of this field is fixed and cannot be changed.
  56. // DISABLED (0) - Output is CMOS.
  57. // ENABLED (1) - Output is Open Drain.
  58. // SPEED [7:6] - Speed Field Reset: 50MHZ
  59. // NOTE: Read Only Field
  60. // The value of this field is fixed and cannot be changed.
  61. // RESERVED0 (0) - Reserved
  62. // 50MHZ (1) - Low (50 MHz)
  63. // 100MHZ (2) - Medium (100 MHz)
  64. // 200MHZ (3) - Maximum (200 MHz)
  65. // DSE [5:3] - Drive Strength Field Reset: 60_OHM
  66. // NOTE: Read Only Field
  67. // The value of this field is fixed and cannot be changed.
  68. // HIZ (0) - HI-Z
  69. // 240_OHM (1) - 240 Ohm
  70. // 120_OHM (2) - 120 Ohm
  71. // 80_OHM (3) - 80 Ohm
  72. // 60_OHM (4) - 60 Ohm
  73. // 48_OHM (5) - 48 Ohm
  74. // 40_OHM (6) - 40 Ohm
  75. // 34_OHM (7) - 34 Ohm
  76. // SRE [0] - Slew Rate Field Reset: SLOW
  77. // Slew rate control.
  78. // NOTE: Read Only Field
  79. // The value of this field is fixed and cannot be changed.
  80. // SLOW (0) - Slow Slew Rate
  81. // FAST (1) - Fast Slew Rate
  82. HW_IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_WR(
  83. BF_IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_HYS_V(DISABLED) |
  84. BF_IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_PUS_V(100K_OHM_PU) |
  85. BF_IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_PKE_V(ENABLED));
  86. // Config sjc.JTAG_TCK to pad JTAG_TCK(H5)
  87. // HW_IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_WR(0x00007060);
  88. // Pad Control Register:
  89. // IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK(0x020E0618)
  90. // HYS [16] - Hysteresis Enable Field Reset: DISABLED
  91. // DISABLED (0) - CMOS input
  92. // ENABLED (1) - Schmitt trigger input
  93. // PUS [15:14] - Pull Up / Down Config. Field Reset: 47K_OHM_PU
  94. // 100K_OHM_PD (0) - 100K Ohm Pull Down
  95. // 47K_OHM_PU (1) - 47K Ohm Pull Up
  96. // 100K_OHM_PU (2) - 100K Ohm Pull Up
  97. // 22K_OHM_PU (3) - 22K Ohm Pull Up
  98. // PUE [13] - Pull / Keep Select Field Reset: PULL
  99. // NOTE: Read Only Field
  100. // The value of this field is fixed and cannot be changed.
  101. // KEEP (0) - Keeper Enabled
  102. // PULL (1) - Pull Enabled
  103. // PKE [12] - Pull / Keep Enable Field Reset: ENABLED
  104. // DISABLED (0) - Pull/Keeper Disabled
  105. // ENABLED (1) - Pull/Keeper Enabled
  106. // ODE [11] - Open Drain Enable Field Reset: DISABLED
  107. // Enables open drain of the pin.
  108. // NOTE: Read Only Field
  109. // The value of this field is fixed and cannot be changed.
  110. // DISABLED (0) - Output is CMOS.
  111. // ENABLED (1) - Output is Open Drain.
  112. // SPEED [7:6] - Speed Field Reset: 50MHZ
  113. // NOTE: Read Only Field
  114. // The value of this field is fixed and cannot be changed.
  115. // RESERVED0 (0) - Reserved
  116. // 50MHZ (1) - Low (50 MHz)
  117. // 100MHZ (2) - Medium (100 MHz)
  118. // 200MHZ (3) - Maximum (200 MHz)
  119. // DSE [5:3] - Drive Strength Field Reset: 60_OHM
  120. // NOTE: Read Only Field
  121. // The value of this field is fixed and cannot be changed.
  122. // HIZ (0) - HI-Z
  123. // 240_OHM (1) - 240 Ohm
  124. // 120_OHM (2) - 120 Ohm
  125. // 80_OHM (3) - 80 Ohm
  126. // 60_OHM (4) - 60 Ohm
  127. // 48_OHM (5) - 48 Ohm
  128. // 40_OHM (6) - 40 Ohm
  129. // 34_OHM (7) - 34 Ohm
  130. // SRE [0] - Slew Rate Field Reset: SLOW
  131. // Slew rate control.
  132. // NOTE: Read Only Field
  133. // The value of this field is fixed and cannot be changed.
  134. // SLOW (0) - Slow Slew Rate
  135. // FAST (1) - Fast Slew Rate
  136. HW_IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_WR(
  137. BF_IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_HYS_V(DISABLED) |
  138. BF_IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_PUS_V(47K_OHM_PU) |
  139. BF_IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_PKE_V(ENABLED));
  140. // Config sjc.JTAG_TDI to pad JTAG_TDI(G5)
  141. // HW_IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_WR(0x00007060);
  142. // Pad Control Register:
  143. // IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI(0x020E061C)
  144. // HYS [16] - Hysteresis Enable Field Reset: DISABLED
  145. // DISABLED (0) - CMOS input
  146. // ENABLED (1) - Schmitt trigger input
  147. // PUS [15:14] - Pull Up / Down Config. Field Reset: 47K_OHM_PU
  148. // 100K_OHM_PD (0) - 100K Ohm Pull Down
  149. // 47K_OHM_PU (1) - 47K Ohm Pull Up
  150. // 100K_OHM_PU (2) - 100K Ohm Pull Up
  151. // 22K_OHM_PU (3) - 22K Ohm Pull Up
  152. // PUE [13] - Pull / Keep Select Field Reset: PULL
  153. // NOTE: Read Only Field
  154. // The value of this field is fixed and cannot be changed.
  155. // KEEP (0) - Keeper Enabled
  156. // PULL (1) - Pull Enabled
  157. // PKE [12] - Pull / Keep Enable Field Reset: ENABLED
  158. // DISABLED (0) - Pull/Keeper Disabled
  159. // ENABLED (1) - Pull/Keeper Enabled
  160. // ODE [11] - Open Drain Enable Field Reset: DISABLED
  161. // Enables open drain of the pin.
  162. // NOTE: Read Only Field
  163. // The value of this field is fixed and cannot be changed.
  164. // DISABLED (0) - Output is CMOS.
  165. // ENABLED (1) - Output is Open Drain.
  166. // SPEED [7:6] - Speed Field Reset: 50MHZ
  167. // NOTE: Read Only Field
  168. // The value of this field is fixed and cannot be changed.
  169. // RESERVED0 (0) - Reserved
  170. // 50MHZ (1) - Low (50 MHz)
  171. // 100MHZ (2) - Medium (100 MHz)
  172. // 200MHZ (3) - Maximum (200 MHz)
  173. // DSE [5:3] - Drive Strength Field Reset: 60_OHM
  174. // NOTE: Read Only Field
  175. // The value of this field is fixed and cannot be changed.
  176. // HIZ (0) - HI-Z
  177. // 240_OHM (1) - 240 Ohm
  178. // 120_OHM (2) - 120 Ohm
  179. // 80_OHM (3) - 80 Ohm
  180. // 60_OHM (4) - 60 Ohm
  181. // 48_OHM (5) - 48 Ohm
  182. // 40_OHM (6) - 40 Ohm
  183. // 34_OHM (7) - 34 Ohm
  184. // SRE [0] - Slew Rate Field Reset: SLOW
  185. // Slew rate control.
  186. // NOTE: Read Only Field
  187. // The value of this field is fixed and cannot be changed.
  188. // SLOW (0) - Slow Slew Rate
  189. // FAST (1) - Fast Slew Rate
  190. HW_IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_WR(
  191. BF_IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_HYS_V(DISABLED) |
  192. BF_IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_PUS_V(47K_OHM_PU) |
  193. BF_IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_PKE_V(ENABLED));
  194. // Config sjc.JTAG_TDO to pad JTAG_TDO(G6)
  195. // HW_IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_WR(0x000090B1);
  196. // Pad Control Register:
  197. // IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO(0x020E0620)
  198. // HYS [16] - Hysteresis Enable Field Reset: DISABLED
  199. // NOTE: Read Only Field
  200. // The value of this field is fixed and cannot be changed.
  201. // DISABLED (0) - CMOS input
  202. // ENABLED (1) - Schmitt trigger input
  203. // PUS [15:14] - Pull Up / Down Config. Field Reset: 100K_OHM_PU
  204. // NOTE: Read Only Field
  205. // The value of this field is fixed and cannot be changed.
  206. // 100K_OHM_PD (0) - 100K Ohm Pull Down
  207. // 47K_OHM_PU (1) - 47K Ohm Pull Up
  208. // 100K_OHM_PU (2) - 100K Ohm Pull Up
  209. // 22K_OHM_PU (3) - 22K Ohm Pull Up
  210. // PUE [13] - Pull / Keep Select Field Reset: KEEP
  211. // NOTE: Read Only Field
  212. // The value of this field is fixed and cannot be changed.
  213. // KEEP (0) - Keeper Enabled
  214. // PULL (1) - Pull Enabled
  215. // PKE [12] - Pull / Keep Enable Field Reset: ENABLED
  216. // DISABLED (0) - Pull/Keeper Disabled
  217. // ENABLED (1) - Pull/Keeper Enabled
  218. // ODE [11] - Open Drain Enable Field Reset: DISABLED
  219. // Enables open drain of the pin.
  220. // NOTE: Read Only Field
  221. // The value of this field is fixed and cannot be changed.
  222. // DISABLED (0) - Output is CMOS.
  223. // ENABLED (1) - Output is Open Drain.
  224. // SPEED [7:6] - Speed Field Reset: 100MHZ
  225. // NOTE: Read Only Field
  226. // The value of this field is fixed and cannot be changed.
  227. // RESERVED0 (0) - Reserved
  228. // 50MHZ (1) - Low (50 MHz)
  229. // 100MHZ (2) - Medium (100 MHz)
  230. // 200MHZ (3) - Maximum (200 MHz)
  231. // DSE [5:3] - Drive Strength Field Reset: 40_OHM
  232. // NOTE: Read Only Field
  233. // The value of this field is fixed and cannot be changed.
  234. // HIZ (0) - HI-Z
  235. // 240_OHM (1) - 240 Ohm
  236. // 120_OHM (2) - 120 Ohm
  237. // 80_OHM (3) - 80 Ohm
  238. // 60_OHM (4) - 60 Ohm
  239. // 48_OHM (5) - 48 Ohm
  240. // 40_OHM (6) - 40 Ohm
  241. // 34_OHM (7) - 34 Ohm
  242. // SRE [0] - Slew Rate Field Reset: FAST
  243. // Slew rate control.
  244. // NOTE: Read Only Field
  245. // The value of this field is fixed and cannot be changed.
  246. // SLOW (0) - Slow Slew Rate
  247. // FAST (1) - Fast Slew Rate
  248. HW_IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_WR(
  249. BF_IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_PKE_V(ENABLED));
  250. // Config sjc.JTAG_TMS to pad JTAG_TMS(C3)
  251. // HW_IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_WR(0x00007060);
  252. // Pad Control Register:
  253. // IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS(0x020E0624)
  254. // HYS [16] - Hysteresis Enable Field Reset: DISABLED
  255. // DISABLED (0) - CMOS input
  256. // ENABLED (1) - Schmitt trigger input
  257. // PUS [15:14] - Pull Up / Down Config. Field Reset: 47K_OHM_PU
  258. // 100K_OHM_PD (0) - 100K Ohm Pull Down
  259. // 47K_OHM_PU (1) - 47K Ohm Pull Up
  260. // 100K_OHM_PU (2) - 100K Ohm Pull Up
  261. // 22K_OHM_PU (3) - 22K Ohm Pull Up
  262. // PUE [13] - Pull / Keep Select Field Reset: PULL
  263. // NOTE: Read Only Field
  264. // The value of this field is fixed and cannot be changed.
  265. // KEEP (0) - Keeper Enabled
  266. // PULL (1) - Pull Enabled
  267. // PKE [12] - Pull / Keep Enable Field Reset: ENABLED
  268. // DISABLED (0) - Pull/Keeper Disabled
  269. // ENABLED (1) - Pull/Keeper Enabled
  270. // ODE [11] - Open Drain Enable Field Reset: DISABLED
  271. // Enables open drain of the pin.
  272. // NOTE: Read Only Field
  273. // The value of this field is fixed and cannot be changed.
  274. // DISABLED (0) - Output is CMOS.
  275. // ENABLED (1) - Output is Open Drain.
  276. // SPEED [7:6] - Speed Field Reset: 50MHZ
  277. // NOTE: Read Only Field
  278. // The value of this field is fixed and cannot be changed.
  279. // RESERVED0 (0) - Reserved
  280. // 50MHZ (1) - Low (50 MHz)
  281. // 100MHZ (2) - Medium (100 MHz)
  282. // 200MHZ (3) - Maximum (200 MHz)
  283. // DSE [5:3] - Drive Strength Field Reset: 60_OHM
  284. // NOTE: Read Only Field
  285. // The value of this field is fixed and cannot be changed.
  286. // HIZ (0) - HI-Z
  287. // 240_OHM (1) - 240 Ohm
  288. // 120_OHM (2) - 120 Ohm
  289. // 80_OHM (3) - 80 Ohm
  290. // 60_OHM (4) - 60 Ohm
  291. // 48_OHM (5) - 48 Ohm
  292. // 40_OHM (6) - 40 Ohm
  293. // 34_OHM (7) - 34 Ohm
  294. // SRE [0] - Slew Rate Field Reset: SLOW
  295. // Slew rate control.
  296. // NOTE: Read Only Field
  297. // The value of this field is fixed and cannot be changed.
  298. // SLOW (0) - Slow Slew Rate
  299. // FAST (1) - Fast Slew Rate
  300. HW_IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_WR(
  301. BF_IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_HYS_V(DISABLED) |
  302. BF_IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_PUS_V(47K_OHM_PU) |
  303. BF_IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_PKE_V(ENABLED));
  304. // Config sjc.JTAG_TRSTB to pad JTAG_TRSTB(C2)
  305. // HW_IOMUXC_SW_PAD_CTL_PAD_JTAG_TRSTB_WR(0x00007060);
  306. // Pad Control Register:
  307. // IOMUXC_SW_PAD_CTL_PAD_JTAG_TRSTB(0x020E0628)
  308. // HYS [16] - Hysteresis Enable Field Reset: DISABLED
  309. // DISABLED (0) - CMOS input
  310. // ENABLED (1) - Schmitt trigger input
  311. // PUS [15:14] - Pull Up / Down Config. Field Reset: 47K_OHM_PU
  312. // 100K_OHM_PD (0) - 100K Ohm Pull Down
  313. // 47K_OHM_PU (1) - 47K Ohm Pull Up
  314. // 100K_OHM_PU (2) - 100K Ohm Pull Up
  315. // 22K_OHM_PU (3) - 22K Ohm Pull Up
  316. // PUE [13] - Pull / Keep Select Field Reset: PULL
  317. // NOTE: Read Only Field
  318. // The value of this field is fixed and cannot be changed.
  319. // KEEP (0) - Keeper Enabled
  320. // PULL (1) - Pull Enabled
  321. // PKE [12] - Pull / Keep Enable Field Reset: ENABLED
  322. // DISABLED (0) - Pull/Keeper Disabled
  323. // ENABLED (1) - Pull/Keeper Enabled
  324. // ODE [11] - Open Drain Enable Field Reset: DISABLED
  325. // Enables open drain of the pin.
  326. // NOTE: Read Only Field
  327. // The value of this field is fixed and cannot be changed.
  328. // DISABLED (0) - Output is CMOS.
  329. // ENABLED (1) - Output is Open Drain.
  330. // SPEED [7:6] - Speed Field Reset: 50MHZ
  331. // NOTE: Read Only Field
  332. // The value of this field is fixed and cannot be changed.
  333. // RESERVED0 (0) - Reserved
  334. // 50MHZ (1) - Low (50 MHz)
  335. // 100MHZ (2) - Medium (100 MHz)
  336. // 200MHZ (3) - Maximum (200 MHz)
  337. // DSE [5:3] - Drive Strength Field Reset: 60_OHM
  338. // NOTE: Read Only Field
  339. // The value of this field is fixed and cannot be changed.
  340. // HIZ (0) - HI-Z
  341. // 240_OHM (1) - 240 Ohm
  342. // 120_OHM (2) - 120 Ohm
  343. // 80_OHM (3) - 80 Ohm
  344. // 60_OHM (4) - 60 Ohm
  345. // 48_OHM (5) - 48 Ohm
  346. // 40_OHM (6) - 40 Ohm
  347. // 34_OHM (7) - 34 Ohm
  348. // SRE [0] - Slew Rate Field Reset: SLOW
  349. // Slew rate control.
  350. // NOTE: Read Only Field
  351. // The value of this field is fixed and cannot be changed.
  352. // SLOW (0) - Slow Slew Rate
  353. // FAST (1) - Fast Slew Rate
  354. HW_IOMUXC_SW_PAD_CTL_PAD_JTAG_TRSTB_WR(
  355. BF_IOMUXC_SW_PAD_CTL_PAD_JTAG_TRSTB_HYS_V(DISABLED) |
  356. BF_IOMUXC_SW_PAD_CTL_PAD_JTAG_TRSTB_PUS_V(47K_OHM_PU) |
  357. BF_IOMUXC_SW_PAD_CTL_PAD_JTAG_TRSTB_PKE_V(ENABLED));
  358. }