uart.c 6.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247
  1. /*
  2. * File : board.c
  3. * This file is part of RT-Thread RTOS
  4. * COPYRIGHT (C) 2009 - 2012 RT-Thread Develop Team
  5. *
  6. * The license and distribution terms for this file may be
  7. * found in the file LICENSE in this distribution or at
  8. * http://www.rt-thread.org/license/LICENSE
  9. *
  10. * Change Logs:
  11. * Date Author Notes
  12. * 2010-03-08 Bernard The first version for LPC17xx
  13. * 2010-06-29 lgnq Modified for V850
  14. */
  15. #include <rthw.h>
  16. #include <rtthread.h>
  17. #include "io70f3454.h"
  18. #include "uart.h"
  19. #if defined(RT_USING_UART0) && defined(RT_USING_DEVICE)
  20. struct rt_uart_v850
  21. {
  22. struct rt_device parent;
  23. /* buffer for reception */
  24. rt_uint8_t read_index, save_index;
  25. rt_uint8_t rx_buffer[RT_UART_RX_BUFFER_SIZE];
  26. }uart_device;
  27. void uarta1_receive_handler(void)
  28. {
  29. rt_ubase_t level;
  30. rt_uint8_t c;
  31. struct rt_uart_v850 *uart = &uart_device;
  32. // while(ri_u0c1 == 0)
  33. // ;
  34. c = (char) UA1RX;
  35. /* Receive Data Available */
  36. uart->rx_buffer[uart->save_index] = c;
  37. level = rt_hw_interrupt_disable();
  38. uart->save_index ++;
  39. if (uart->save_index >= RT_UART_RX_BUFFER_SIZE)
  40. uart->save_index = 0;
  41. rt_hw_interrupt_enable(level);
  42. /* invoke callback */
  43. if (uart->parent.rx_indicate != RT_NULL)
  44. {
  45. rt_size_t length;
  46. if (uart->read_index > uart->save_index)
  47. length = RT_UART_RX_BUFFER_SIZE - uart->read_index + uart->save_index;
  48. else
  49. length = uart->save_index - uart->read_index;
  50. uart->parent.rx_indicate(&uart->parent, length);
  51. }
  52. }
  53. static rt_err_t rt_uart_init (rt_device_t dev)
  54. {
  55. UA1TXE = 0U; /* disable UARTA1 transmission operation */
  56. UA1RXE = 0U; /* disable UARTA1 reception operation */
  57. UA1PWR = 0U; /* disable UARTA1 operation */
  58. UA1TMK = 1U; /* disable INTUA1T interrupt */
  59. UA1TIF = 0U; /* clear INTUA1T interrupt flag */
  60. UA1RMK = 1U; /* disable INTUA1R interrupt */
  61. UA1RIF = 0U; /* clear INTUA1R interrupt flag */
  62. /* Set INTUA1T level low priority */
  63. UA1TIC |= 0x07U;
  64. /* Set INTUA1R level low priority */
  65. UA1RIC |= 0x07U;
  66. //BAUDRATE = 9600
  67. UA1CTL1 = _03_UARTA_BASECLK_FXX_16;
  68. UA1CTL2 = _11_UARTA1_BASECLK_DIVISION;
  69. UA1CTL0 = _10_UARTA_TRANSFDIR_LSB | _00_UARTA_PARITY_NONE | _02_UARTA_DATALENGTH_8BIT | _00_UARTA_STOPLENGTH_1BIT;
  70. UA1OPT0 = _14_UARTA_UAnOPT0_INITIALVALUE | _00_UARTA_TRAN_DATALEVEL_NORMAL | _00_UARTA_REC_DATALEVEL_NORMAL;
  71. UA1PWR = 1U; /* enable UARTA1 operation */
  72. /* Set TXDA1 pin */
  73. /* Set RXDA1 pin */
  74. PFC3_bit.no0 = 0;
  75. PFCE3_bit.no0 = 0;
  76. PMC3_bit.no0 = 1;
  77. PFC3_bit.no1 = 0;
  78. PFCE3_bit.no1 = 0;
  79. PMC3_bit.no1 = 1;
  80. return RT_EOK;
  81. }
  82. static rt_err_t rt_uart_open(rt_device_t dev, rt_uint16_t oflag)
  83. {
  84. RT_ASSERT(dev != RT_NULL);
  85. if (dev->flag & RT_DEVICE_FLAG_INT_RX)
  86. {
  87. /* Enable the UART Interrupt */
  88. UA1TIF = 0U; /* clear INTUA1T interrupt flag */
  89. UA1TMK = 1U; /* disable INTUA1T interrupt */
  90. UA1RIF = 0U; /* clear INTUA1R interrupt flag */
  91. UA1RMK = 0U; /* enable INTUA1R interrupt */
  92. UA1TXE = 1U; /* enable UARTA1 transmission operation */
  93. UA1RXE = 1U; /* enable UARTA1 reception operation */
  94. }
  95. return RT_EOK;
  96. }
  97. static rt_err_t rt_uart_close(rt_device_t dev)
  98. {
  99. RT_ASSERT(dev != RT_NULL);
  100. if (dev->flag & RT_DEVICE_FLAG_INT_RX)
  101. {
  102. /* Disable the UART Interrupt */
  103. UA1TXE = 0U; /* disable UARTA1 transmission operation */
  104. UA1RXE = 0U; /* disable UARTA1 reception operation */
  105. UA1TMK = 1U; /* disable INTUA1T interrupt */
  106. UA1TIF = 0U; /* clear INTUA1T interrupt flag */
  107. UA1RMK = 1U; /* disable INTUA1R interrupt */
  108. UA1RIF = 0U; /* clear INTUA1R interrupt flag */
  109. }
  110. return RT_EOK;
  111. }
  112. static rt_size_t rt_uart_read(rt_device_t dev, rt_off_t pos, void *buffer, rt_size_t size)
  113. {
  114. rt_uint8_t *ptr;
  115. struct rt_uart_v850 *uart = (struct rt_uart_v850 *)dev;
  116. RT_ASSERT(uart != RT_NULL);
  117. /* point to buffer */
  118. ptr = (rt_uint8_t *)buffer;
  119. if (dev->flag & RT_DEVICE_FLAG_INT_RX)
  120. {
  121. while (size)
  122. {
  123. /* interrupt receive */
  124. rt_base_t level;
  125. /* disable interrupt */
  126. level = rt_hw_interrupt_disable();
  127. if (uart->read_index != uart->save_index)
  128. {
  129. *ptr = uart->rx_buffer[uart->read_index];
  130. uart->read_index ++;
  131. if (uart->read_index >= RT_UART_RX_BUFFER_SIZE)
  132. uart->read_index = 0;
  133. }
  134. else
  135. {
  136. /* no data in rx buffer */
  137. /* enable interrupt */
  138. rt_hw_interrupt_enable(level);
  139. break;
  140. }
  141. /* enable interrupt */
  142. rt_hw_interrupt_enable(level);
  143. ptr ++;
  144. size --;
  145. }
  146. return (rt_uint32_t)ptr - (rt_uint32_t)buffer;
  147. }
  148. return 0;
  149. }
  150. static rt_size_t rt_uart_write(rt_device_t dev, rt_off_t pos, const void* buffer, rt_size_t size)
  151. {
  152. char *ptr;
  153. ptr = (char*)buffer;
  154. if (dev->flag & RT_DEVICE_FLAG_STREAM)
  155. {
  156. /* stream mode */
  157. while (size)
  158. {
  159. if (*ptr == '\n')
  160. {
  161. while (UA1TSF == 1U)
  162. ;
  163. UA1TX = '\r';
  164. }
  165. /* THRE status, contain valid data */
  166. while (UA1TSF == 1U)
  167. ;
  168. UA1TX = *ptr;
  169. ptr ++;
  170. size --;
  171. }
  172. }
  173. else
  174. {
  175. while (size != 0)
  176. {
  177. /* THRE status, contain valid data */
  178. while (UA1TSF == 1U)
  179. ;
  180. UA1TX = *ptr;
  181. ptr ++;
  182. size --;
  183. }
  184. }
  185. return (rt_size_t)ptr - (rt_size_t)buffer;
  186. }
  187. void rt_hw_uart_init(void)
  188. {
  189. struct rt_uart_v850 *uart;
  190. /* get uart device */
  191. uart = &uart_device;
  192. /* device initialization */
  193. uart->parent.type = RT_Device_Class_Char;
  194. rt_memset(uart->rx_buffer, 0, sizeof(uart->rx_buffer));
  195. uart->read_index = uart->save_index = 0;
  196. /* device interface */
  197. uart->parent.init = rt_uart_init;
  198. uart->parent.open = rt_uart_open;
  199. uart->parent.close = rt_uart_close;
  200. uart->parent.read = rt_uart_read;
  201. uart->parent.write = rt_uart_write;
  202. uart->parent.control = RT_NULL;
  203. uart->parent.user_data = RT_NULL;
  204. rt_device_register(&uart->parent,
  205. "uart0", RT_DEVICE_FLAG_RDWR | RT_DEVICE_FLAG_STREAM | RT_DEVICE_FLAG_INT_RX);
  206. }
  207. #endif /* end of UART */
  208. /*@}*/